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the living conditions. The prospering dream to master over economic resources available the
mankind has developed and categorised a concrete knowledge system that gives solutions and
support to socio-economic and techno structural problems of our loving and enriching society.
Some disciplines have their own theoretical foundations and some are derived. The growing
interdependence of differentiating knowledge from several domains is leading an interdisciplinary
approach or a holistic approach in analysing technical or social problems. . The thrust is to
propagate new research and learning from experts, practitioners and avid scholars and improving
the field of study for future development. The broad framework in which the conference is
manifested is to augment and cater to the purpose of those silent laboratories and their relentless
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contributing articles through its “Young Investigator Award” scheme. The areas covered under
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Stream-1: Electrical Engineering



Stream-2: Electronics & Communication Engineering
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Stream-1: Electrical Engineering
The conference invites papers from all areas under the broad spectrum of power system planning,
coordination, marketing, safety, stability, security, optimality, economy, reliability and their
applications. The areas are as follows:



















Power system modeling, simulation and analysis
Power system stability, dynamics and control
Power generation, transmission and distribution
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Smart Grid Technology
Parallel Processing in Power Systems
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Fault detection and diagnosis
Deregulation of electricity market
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Machines, power electronics and drives
Computer applications in power systems
Soft computing applications in power systems
Power system communication
Renewable Energy Sources & Management
Hybrid energy systems
Power system instrumentation
Energy conservation and management
Fuel cells and batteries
Nuclear power alternatives
Remote sensing, telemetry, and signal processing
Application of Nano-Technology
Use of super conductors in power systems
Energy efficient protocols, tools and gadgets
Microprocessor/Microcontroller based applications
Supervisory control and data acquisition

Stream-2: Electronics & Communication Engineering:
The conference covers all aspects of theory and design of circuits, systems and devices for
electronics, signal processing, and communication, including:
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Satellite communications; Radar, Sonar and navigation systems; Electromagnetic
compatibility.
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Editorial
In the pursuit of scientific excellence human society is accelerating the pace of technological developments
in every discipline. In the 21st century the most critical concern of every research is to address the
environmental and sustainability issues. Specifically in the areas like Power and Electronics engineering
where energy is an integral component of analysis, scholars and practitioners must exhibit a thrust on energy
aspect of their research interest. The major drivers of a new paradigm can be attributed to:





Environmental pressures
Customer pressures
Financial pressures
Technology developments

There are several reason why the traditional technologies are not appropriate anymore for current usage:






Do not meet current environmental pressures
Cannot readily meet customer pressures
Are no longer the most appropriate solutions for developing countries
Have long term paybacks which do not meet current financial restraints
Do not allow for innovative solutions

The new electricity production technologies consist of:










Development of gas infrastructures
Application of gas fired generation closer to loads
Combined heat and power Embedded generation
Development of micro turbines
Advancement of fuel cell technologies
Development of renewable sources
Development of energy storage technologies
Development of photovoltaic technologies
Nuclear generation

For a technological point of view it means that a user centric approach is needed (smart grid). Furthermore
to enable secure and sustainable solutions integration of utility infrastructures and super grids are needed.
For the next decades a detailed asset management needs to be done in order to determine the efficient
investments, sustainable utilization and precise removal to have an effective hybrid network consisting of
old and new technologies. Another aspect that needs to be discussed is energy conservation which refers to
the preservation of fossil energy sources (oil and gas). For that restrictions need to be imposed. Also it needs
to be pointed out that we are trying to conserve raw materials and the environment. Saving of energy will
only assist but will not be part of energy conservation.
From a material point of view it will require a greater cooperation between technology equipment and
material developers, identification of idealized material requirement for new technologies and a decrease of
development periods. The following aspects for material developments need to be considered:





High temperature superconducting compounds
Polymers
Ceramics
Semiconductors




Liquid insulation
Gas insulation etc

The word Computing has obtained a different connotation in the context of advance studies in Computer
Science. As the computational complexities are increasingly influence the researchers in several
multidisciplinary studies the approach should to develop advanced techniques in easing an user-friendly end
product. In the latter half of the twentieth century witnessed incremental innovations in the field of
computational science. The growth of such a distinctive field dates back to 1960 when John McCarthy
opined “computation may someday be organized as a public utility”. The present scenario of computer
vision and cloud characteristics were explicitly described by the scholarly bibliography by Canadian
technologist Douglass Parkhill’s “The Challenges of the Computer Utility”. Other scholars have shown that
cloud computing's roots go all the way back to the 1950s when scientist Herb Grosch (the author of Grosch's
law) postulated that the entire world would operate on dumb terminals powered by about 15 large data
centers.
The mission of Roadmap of future is to provide a practical, independent and objective analysis of pathways
to achieve low-carbon economies in the world in line with the energy security, environmental and economic
goals.
The conference is designed to stimulate the young minds including Research Scholars, Academicians, and
Practitioners to contribute their ideas, thoughts and nobility in these emerging disciplines. Even a fraction of
active participation deeply influences the magnanimity of this international event. I must acknowledge your
response to this conference. I ought to convey that this conference is only a little step towards knowledge,
network and relationship
I sincerely thank to the board of editors for their generous gifts of time, energy and intellect. I salute to the
technical committee, organizing committee and publishing house for their unbroken professional
commitments in bringing this proceeding.
I hope this gracious piece of effort will earn a significant appreciation from the readers to whom I owe
indebtedness. I must welcome constructive feedbacks for future development.

With Warm Regards
Editors
Prof. (Dr.) Srikanta Patnaik
President, IRNet India and Chairman IIMT
Intersceince Campus, Bhubaneswar
Email: srikantapatnaik@hotmail.com
&
Dr. K. Shanmukha Sundar
Prof & HOD.
Electrical & Electronics Engineering Department,
Dayananda Sagar College of Engineering
Bangalore-560078, India
E-mail: bonniekhs@gmail.com

Efficient Memory Controller with Inbuilt Memory

G.Nalini & K. Yateendranath
Electronics and Communication Dept., PBR VITS, Nellore, India
E-mail : nalini.gujjula@gmail.com, katti_yathi@yahoo.com

Abstract - At present there is a high requirement for faster and larger memories. However the speed for fetching the data from
memories doesn’t match with the speed of processors. Hence there is a need for memory controller which matches the speeds of
processor and memory. Here a memory controller is specially designed for DRAM. Certain features which increase the efficiency of
controller are also included in the design. Design was implemented on Xilinx ISE till final stage.
Keywords - DRAM; memory Controller;

I.

INTRODUCTION

Memory controllers contain the logic necessary to
read and write dynamic random access memory
(DRAM), and to "refresh" the DRAM. Without constant
refreshes, DRAM will lose the data written to it as the
capacitors leak their charge within a fraction of a
second.
The paper is organized as follows: In Section II we
have given brief introduction for generic controller
architecture and DRAM memory. In section III we
discussed existing architecture and motivation for
internal search with principle of locality, in section IV
we proposed our model for controller and in section V
we showed some synthesis result for the controller on
vertex 5 FPGA using verilog HDL.

Fig.1: Generic block diagram of a DRAM controller

II. LITERATURE REVIEW

B. Dynamic Random Access Memory

A. Generic Architecture of controller

DRAMs store data in cells that depend on
capacitors, which need to be 'refreshed' continuously
since they are not able to retain data indefinitely even if
the device is continuously powered up [1].

The controller is expected to synchronize data
transfer between the processor and memory. To achieve
this, the controller has to accept the requests from the
processor side and convert them to a form suitable to the
memory and execute the requests. Since the processor is
faster than the memory, it is illogical to make the
processor wait till each command is executed for it to
give the next command. So the controller has to have
some kind of storage as given in figure 1, so that it can
buffer multiple requests while the processor continues
with other work .The interface at the processor side of
the controller has to synchronize to the speed of the
processor where as the memory side interface has to run
at the speed of memory. To achieve this we operate the
controller with high frequency clock, but with wait
states for the memory side interface.

Fig. 2: DRAM Cell
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A DRAM memory cell (Figure 2) consists of only a
single transistor that is paired with a capacitor. The
presence or absence of charge in the capacitor
determines whether the cell contains a '1' or a '0'. This
single-transistor A DRAM memory cell (Figure 2)
consists of only a single transistor that is paired with a
capacitor. The presence or absence of charge in the
capacitor determines whether the cell contains a '1' or a
'0'. This single-transistor configuration is commonly
referred to as a 1-T memory cell. The memory elements
of a DRAM are arranged in an array of rows and
columns. Each row of memory cells share a common
'word' line, while each column of cells share a common
'bit' line. Thus, the location of a memory cell in the array
is the intersection of its 'word' and 'bit' lines. The
number of columns of such a memory array is known as
the bit width of each word [1].During a 'write' operation,
the data to be written ('1' or '0') is provided at the 'bit'
line while the 'word line' is asserted. This turns on the
access transistor and allows the capacitor to charge up or
discharge, depending on the state of the bit line. During
a 'read' operation, the 'word' line is also asserted, which
turns on the access transistor. The enabled transistor
allows the voltage on the capacitor to be read by a sense
amplifier circuit through the 'bit' line. This sense circuit
is able to determine whether a '1' or '0' is stored in the
memory cell by comparing the sensed capacitor voltage
against a threshold. For DRAMs, the simple operation
of reading the data of a memory cell is destructive to the
stored data. This is because the cell capacitor undergoes
discharging every time it is sensed through the 'bit' line.
In fact, the stored charge in a DRAM cell decays over
time even if it doesn't undergo a 'read' operation. Thus,
in order to preserve the data in a DRAM cell, it has to
undergo what is known as a 'refresh' operation [6].A
refresh operation is simply the process of reading a
memory cell's content before it disappears and then
writing it back into the memory cell. Typically it is done
every few milliseconds per word.

Principle of locality:
Locality of reference, also known as the principle of
locality, is the phenomenon of the same value or related
storage locations being frequently accessed. There are
two basic types of reference locality - Temporal locality
and spatial locality. Temporal locality refers to the reuse
of specific data and/or resources within relatively small
time durations. If at one point in the time a particular
memory location is referenced, then it is likely that the
same location will be referenced again in the near
future. In this case it is advisable to store a copy of the
referenced data in special small memory, which can be
accessed faster. Spatial locality refers to the use of data
elements within relatively close storage locations. If a
particular memory location is referenced at a particular
time, then it is likely that nearby memory locations will
be referenced in the near future. These two properties
motivated us to use internal search module in inbuilt
memory (FIFO in our case) inside the controller, so that
memory can act as a cache for faster data access. So a
cache like behavior in the controller which can be useful
for some embedded processors which don’t have in-built
cache. This increases the overall efficiency of the
controller.
IV. DESIGN DETAIL
This section discusses the Designing/Architecture
part of the controller. In sub-section A we described
different hardware modules and input/output signals,
interfaces (one is processor/user side and other is
DRAM side).sub-section B and C gives internal
memory structure and search engine logic respectively.
A. Proposed Architecture

III. MOTIVATION AND EXISTING WORK
Existing controller [3][4] have two different FIFO
one to store the write requests and one to store the read
requests. As soon as the request is serviced it discards
the corresponding data from the FIFO. But all
processors follow the principle of locality which is
described below. This paper tries to exploit this behavior
of the processors. So we have proposed a method
wherein the requests are stored in the controller even
after the request has been serviced. This enables us to
search the internal FIFO before accessing the RAM, to
check if the data already exists in the internal memory.
This reduces the turn-around time for requests
significantly if the data was found internally.

Fig. 3: Proposed Architecture for DRAM Controller
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Table 1: Processor Side Interfacing Signals
Signal
name
Address In
Data In

RD

WR

clk
Data out

Read data
Valid
FIFO Full

Error

Hardware Modules

Description
This is the memory address input to
the controller, SIZE IS 18 BIT
This is the data input for the
corresponding memory address,
SIZE IS 16 BIT
This is an active low signal to
indicate whether the operation is a
read
This is an active low signal to
indicate whether the operation is a
write
clock input to the controller
The data which is read from the
memory is given back to the
processor through this port, SIZE IS
16BIT
This signal indicates to the
processor that the data on
the bus is valid
This indicates that the internal FIFO
is full and the
controller cannot accept any more
requests
An error operation occurred

1.

Processor Interface Module: This module provides
the necessary logic to handle the processor requests.

2.

Memory Interface Module: This module provides
the necessary logic to interface with the memory
side signals.

3.

Circular FIFO: This unit is used to store the
requests coming from the processor. It acts as an
interface between the processor interface module
and memory interface module.

4.

Search Unit: This module provides the logic for
searching within the FIFO.

B. FIFO Structure
The controller uses a first in first out (FIFO) queue
to store the requests coming from the processor. This
FIFO is 36 bits wide, i.e. 18 bits for address, 16 bits for
data and 2 flag bits. The two flag bits are Read/Write
and executed/not executed (ex), as shown in figure 4.
The depth of the FIFO depends on the following factors,
one is the difference in speed between memory and
processor and other is amount of area overhead
acceptable.

In the above Table 1 all signals at user/processor side is
explained.
Table 2: Memory Side Interface Signals
Signal
name
Address

Data
RAS
CAS
OE
LWE,
UWE

Description
This is the multiplexed address bus
to the memory, SIZE IS 13 BIT,
row address is 10 BIT, and column
address is 8 BIT.
This bidirectional bus carries data to
and from the memory, SIZE IS16
BIT
This is the Row Address Strobe
signal to the DRAM
This is the Column Address Strobe
signal to the DRAM
This signal enables the DRAM data
output
Indicate which part of a word is
being written (for future
enhancement)

Fig. 4: FIFO Structure
In this paper we have chosen the FIFO depth to be
16 locations for the ease of testing the functionality.
This FIFO is a circular FIFO. That is, the contents of the
FIFO are always read from the top of the FIFO (location
0). Once this command is executed, the FIFO is shifted
circularly, i.e. the contents of the first location moves
into the last location and all other contents get shifted up
by one location.

In the above Table 2 all signals at the memory side
is explained.
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C. Search Module
One of the novel features of this controller is the
internal search which is carries out before giving the
request to the DRAM. When the controller encounters a
read command at the head of the FIFO queue, it takes
this command and searches the FIFO to see if the
required data is already in the FIFO. This search is
carried out in parallel and all the FIFO locations are
searched in one clock cycle. Hence the searching time is
not dependent on the depth of the FIFO but at the cost of
hardware overhead. The flag bit (executed / not
executed) aids in the search. Once the data is found in
the FIFO, which was the result of a previous operation,
it is directly routed to the output. Hence saving the time
and burden of fetching it from the DRAM memory. If
the data is not found in the FIFO then the controller
executes the request on the memory as usual. Thus if the
data is found internally then we save a lot of clock
cycles, but even if the data is not found internally then
we just lose one clock cycle. The searching is carried
out only for read requests as there is no meaning in
doing it for write requests.

IV. SIMULATION AND SYNTHESIS RESULTS
The simulation and synthesis is carried out on
Xilinx ISE 8.2i.
The synthesis has been successfully completed on
vertex 5 XC5VLX30 with speed grade -1 produced
following results

During the search state every bit of the address of
the current request is XORed with every bit of all the
other addresses in the FIFO which have the same parity.
If a match of the addresses occurs then the output for
that operation will be all zeros. So all the bits of each of
the results is NORed. So if a match is found, the output
of this NOR operation will be a logic 1, else logic 0.
Now this bit is ANDed with the flag bit which says
whether the command has been executed or not, thus
giving the final search result as shown in figure 5. If
multiple addresses match then the most recently
executed one is considered as a match. This is done by
feeding this output bits to a priority encoder. The output
of the priority encoder logic is the FIFO address which
contains the required data. This is then accessed in the
next clock cycle and routed to the output.

Clock report: maximum combinational path delay
or Minimum clock period allowed is 25.658 ns
V. CONCLUSION AND FUTURE WORK
We proposed a novel way i.e. cache like behavior
inside controller to improve its performance and hence
the bandwidth. We used FIFO to store the Read/Write
commands coming from processors/user side along with
corresponding write data and included a search engine
to search recently read/write data inside the FIFO in
order reduce the clock cycles of fetching data from
DRAM. The methodology provided good lab results and
synthesized well. This concept will be useful mainly in
embedded processors which may not have cache in them
and also do not access the memory in blocks. Future
work can include refining the design for a specific
memory module and a target processor. The design can
also be extended for SDRAM and DDR SDRAM.

Here ‘i’ ranges from 0 to FIFO_DEPTH – 1.
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Abstract - A novel blind source separation method, fast independent component analysis (FastICA) is proposed in this paper. The
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I.

is to consider it as decomposition on a basis enjoying
some particular statistical properties. For instance,
principal component analysis (PCA) relies on the
decorrelation between the decomposed components, and
independent component analysis (ICA) relies on their
statistical independence. The decomposition approach
can be considered to be dual to the reconstruction
approach (see Fig. 1) as the existence of an original
process is not required.

INTRODUCTION

Since the beginning of the last decade, extensive
research has been devoted to the problem of blind
source separation (BSS). The attractiveness of this
particular problem is essentially due to both its
applicative and theoretical challenging aspects. This
research has given rise to the development of many
methods aiming to solve this problem (see [1] and [2]
for an overview). An interesting aspect of this emerging
field, which is still open to more research, is the fact that
the theoretical development evolves in pair with the
real-world application specificities and requirements.
Extracting components and time courses of interest from
fMRI data [3], [4] is a representative illustration of this
statement. BSS can be analyzed with two dual
approaches: source separation as a source reconstruction
problem or source separation as a decomposition
problem. In the first approach, one assumes that during
an experiment  , the collected data x1....T  {x1 ,......., xT }
are not a faithful copy of the original process of interest
s1....T under study (sources). In other words, the
observed data x1....T are some transformation F of the
sources s1....T corrupted with a stochastic noise n1....T
reflecting either the modeling incertitude or the
superposition of real undesirable signals
x1....T  F (s1....T )

n1....T

Fig. 1: Duality of reconstruction and decomposition
approaches.
Based on independent and identically distributed
(i.i.d.) source modeling, many proposed algorithms are
designed to linearly demix the observations x1....T . The
separation principle in these methods is based on the
statistical independence of the reconstructed sources
(ICA) [5]–[9]. However, ICA is designed to efficiently
work in the noiseless case. In addition, with the i.i.d
assumption, the separation necessarily relies on high
order statistics, and treating the noisy case with the
maximum likelihood approach leads to complicated
algorithms [10]–[12].

(1)

Where is  the operator modeling the noise
superposition. Given the data x1....T our objective is the
recovery of the original sources s1....T . The second
approach for dealing with the source separation problem

Discarding the i.i.d assumption, source separation
can be achieved with second order statistics. For
instance, second order correlation diversity in the time
domain [13], frequency domain [14], or time frequency
domain [15] are successfully used to blindly separate the
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sources. Nonstationary second-order-based methods are
also proposed in [16]–[20] (see [21] and the references
therein for a synthetic introduction of these concepts).
Stationarity and nonstationarity can approximately be
seen as dual under Fourier transformation. For instance,
based on the circular approximation, it is shown [22]
that a finite sample correlated temporal stationary signal
has a Fourier transform with nonstationary decorrelated
samples.We recently proposed a maximum likelihood
method to separate noisy mixture of Gaussian stationary
sources exploiting this temporal/spectral duality [23],
[24]. The Gaussian model of sources allows an efficient
implementation of the expectation–maximization (EM)
algorithm [25].

is

statistical

3.

Each vector of source signal is only allowed to
have one Gaussian distribution, this is because
a number of linear mixed Gaussisn signal is
still Gaussian distribution, it cannot be
separated.

4.

It is no noise or only low additive noise. That
is, n(t) in Eq. (2) approaches to zero.

At present, the conventional ICA model estimated
algorithm mainly includes information maximization,
mutual information minimization and maximum
likelihood estimation method. The main problem is the
slow convergence rate, large computing quantity. But
FastICA is based on a fixed-point iteration scheme
which has most of the advantages of neural algorithms,
such as parallel, distribution, fast convergence,
computing less, and small memory requirents.

This paper is organized as follows. In Section II, the
overview of the ICA algorithm is discussed. In Section
III, the FastICA is discussed. In Section IV,
experimental results and discussions are presented.
Finally, Section V concludes the paper.



Data Preprocessing

If we use a fast fixed-point algorithm for
independent component analysis, ICA algorithm is
usually required an appropriate pretreatment for the
observation data, this pretreatment can improve the
convergence in the calculation precess. In the
pretreatment process, an important step is to whiten the
data. Tha so-called “whiten” refers to a linear
transformation of the data, makes sure the sub-vector of
new vector unrelated and the new vector’s covariance
matrix is a identity matrix, then, the new vector is called
spatially white, this process is called whiten. We can
assume that x(t) are zero mean, the pre-whiten treatment
for x(t) can achieve under the style.

II. ICA ALGORITHM
A. ICA Definition
We can assume the there is an x(t) which is Ndimentional signal:
(2)

x(t) is N-dimensional vector ( x1....N )of the observed
signal at the discrete time instant t, A is an unknown
transfer matrix or mixed matrix of signal, s(t) is the
independence vector of M×N unknown source signal
component, n(t) is the observed noise vector.

P(t)=Qx(t)

(3)

Where p(t) is whiten vector, Q is whiten matrix,
which is selected to make sure the sub-vector of whiten
vector unrelated and have a unit variance. Therefore,
correlation matrix (covariance matrix) of p(t) become a
unit matrix, that is, E{PPT}=I. Then, Eq. (3) become Eq.
(4):

ICA’s basic idea is to estimate or separate s(t)
which is the source signal from x(t) which are the mixed
observation signals, it is equivalent to estimate matrix A.
We can assume that there is a W matrix, which is the
separation inverse matrix of A, then s(t)=Wx(t).
The algorithm must follow the below assumtions:
1.

Each component
independent.

III. FastICA ALGORITHM

In this paper, a fast algorithm of blind source
separation based on ICA is introduced on CT images.
The results of experiment show that the proposed
approach can separate every independent component
effectively. Our method is the extention of existing
fastICA on signals [26].

x(t)=As(t)+n(t); t=1,2,….

of

s(t)

2.

P(t)=Qx(t)=QASS(t)=KS(t)

The quantities of x(t) must be greater than or
equal to the quantities of source signal, for the
sake of convenience, we can take the same
quantity, namely, the mixed matrix A is full
rank matrix.

(4)

Where matrix K=QA is called separation matrix
which is a M×M orthogonal mtrix, then
E{PPT}=KE|SST|KT=I

(5)

Therefore,
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S(t)=KTp(t)


(6)

Determination of Objective Function

Fast fixed-point algorithm (FastICA) is a rapid
neural algorithm by seeking a local extremum of
observed variable’s linear combination of fourth-order
cumulant (kurtosis coefficient). Then we can use
kurtosis coefficient to get separation matrix.
Kurtosis coefficient is the higher-order statistics of
signal, it is a typical function for non-Gaussian
description. For a zero-mean random variable y, kurtosis
coefficient is defined as:
Kurt[y]=E|y4|-3[E|y2|] 2

(7)

If y is a Gaussian random signal, the kurtosis
coefficient is zero. When the random signal is the superGaussian distribution, its kurtosis is positive; when the
random signal the sub-Gaussian distribution, its kurtosis
is negative. For two independent random signal y1 and
y2, kurt[y1+y2]= kurt[y1]+ kurt[y2], for a scalar constant
β, kurt[βy]=β4 kurt[y].
We do pre-whitening treatment for x(t) which is
observation signal, then we can get the vector P. Now,
we assume that there is a linear combination WTP, and
the norm of W is bounded and ║W║=1, then we can get
the greatest or the smallest kurtosis. Definition, Z=KTW.
because K is orthogonal matrix, ║z║=1. Because of the
character of kurtosis,
Kurt(WTP)=kurt(WTKS)
=kurt(ZTS)=∑ni=1z4ikurt(si)

Fig. 2: Results of proposed method on CT images

(8)

Eq. (8) is the objective function what we seek to.
IV. EXPERIMENTAL RESULTS AND
DISCUSSIONS
In order to evaluate the proposed method we tested
on CT images [27]. The digital imaging and
communications in medicine (DICOM) standard was
created by the National Electrical Manufacturers
Association (NEMA) [27] to aid the distribution and
viewing of medical images, such as computer
tomography (CT) scans, MRIs, and ultrasound. For this
experiment, we have collected 7 CT scans of different
parts of human body and results are presented as
follows.
Figs. 2 to 6 illustrate the results of proposed
algorithm. From Figs. 2 to 6, it is clear that the proposed
approach can separate every independent component
effectively.

Fig. 3: Results of proposed method on CT images
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Fig. 6: Results of proposed method on CT images

Fig. 4: Results of proposed method on CT images

V. CONCLUSION
A novel FastICA algorithm is proposed in this
paper for CT image blind source separation. Proposed
method is extended from the existing FastICA on
signals. The performance of the proposed method is
tested on NEMA CT image database. The results of
experiment show that the proposed approach can
separate every independent component effectively.
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I.

However, there are still some problems with the
existing methods of text localization. Video images
often have complex backgrounds with strong edge or
texture clutter, and it is very difficult to detect the
graphic or scene text with high accuracy.

INTRODUCTION

Text in videos carries rich and useful information,
which can be helpful for a machine to understand their
content. Therefore, text information is used in the fields
of automatic annotation, indexing, summarization, and
searching of videos [1], [2], [3], [4], [5] and [6]. The
extraction of text information is very important, because
text contains high-level semantic information. In
general, the extraction of text information from videos
involves three major steps: text localization, text
segmentation, and text recognition [7]. Text localization
is used to localize the text lines using rectangular boxes.
Text segmentation is performed to compute the
foreground of the text. The text recognition is conducted
to convert the segmented text image into plain text.

Considering the exiting problems, we combined the
edge-based approach, Gabor wavelet based approach
and stroke filter approach for video text extraction in
this report. The main steps in common text extraction
approaches comes into play, but each of the steps is
mostly based on edge pixels and has a small
computational amount.
This paper is organized as follows. In Section II, the
overview of the stroke filter is discussed. In Section III,
the text detection and localization method is discussed.
In Section IV, experimental results and discussions are
presented. Finally, Section V concludes the paper.

Till date, many great achievements in text
localization have been made by researchers. The
existing methods of text localization can be briefly
classified into four categories: (1) intensity–similarity
connected component analysis (CCA)-based method [8],
(2) edge-based method [3], (3) corner-based method [9],
and (4) texture-based method [10]. Jung et al. [11]
proposed the stroke filter based text extraction in videos.
More recently, many researchers have focused on the
application of pattern classification to text localization
based on elaborately selected features.

II. TEXTURE FILTERS
A. Stroke Filter
Strokes of a pen or brush are the movements or
marks that we make with it when writing or painting.
The stroke filter which can detect the strokes in video
images is designed as follows. First, we define a local
image region as a stroke-like structure, in terms of its
intensities, if and only if

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

11

Edge-based, Stroke filters and Gabor Filters for Text Extraction from Videos

1.

it is different from its lateral regions, and

B. Gabor Filters

2.

its lateral regions are similar to each other, and

3.

it is nearly homogenous.

Manjunath and Ma [13] (2009) have given the
spatial implementation of Gabor transform. A 2D Gabor
function is a Gaussian modulated by a complex
sinusoid. It can be specified by the frequency of the

For each pixel in the source image, we compute its
stroke filter response. As shown in Fig. 1, the central
point denotes an image pixel (x, y), around which there
are three rectangular regions. Let index1 denotes the
central region and index2 and 3 are the lateral regions.
The orientation and scale of these local regions are
determined by α and d, where d, the width of the
rectangular region is determined with prior knowledge
of text obtained by conducting experiments on text
images. There is also the interval, d2, between the
central region and lateral regions in the stroke filter,
because dark or bright lines are often embedded around
some texts to convey their meanings efficiently, and
blurred edges appear around texts as a result of their
compression. According to the definition of a stroke-like
structure, Jung et al. [11] define the stroke filter
response of the pixel (x,y) as

R , d ( x, y) 

1  2  1  3  2  3


sinusoid  and the standard deviations  x and  y of the
Gaussian envelope as follows:

 ( x, y ) 

1

[  (1/ 2)( x 2 /  x2  y 2 /  y2 )  2 j x ]

2 x y

e

(2)

The Gabor wavelets are obtained by dilation and
rotation of the generating function  ( x, y) as follows:

 mn ( x, y )  a  m ( x ', y '),
(3)
where x '  a  m ( x cos   y sin  )
y '  a  m ( x sin   y cos  )

(4)

  n / K ,
(1)

m 0,.....S 1 and

The terms on the right-hand side of Eq. (1) have
clear physical meanings corresponding to the constraints
of the definition of a stroke like structure, where i is

n 0,...., K 1 , represent scale

and orientation, respectively; K and S are the number of
desired orientations and scales, respectively.
The variables in the above equations are defined as
follows:

the estimated mean of the intensities in the region i. The
response is in proportion to 1  2  1  3 and
inverse proportion to 2  3 . σ is the standard

a  (U h / U l )

deviation of the intensities in the region 1 and a measure
of spread out of the intensities of the region which
reflects how homogeneous the stroke is inversly
proportion to the response. The more details of the
stroke filter are available in [11].

 x , m, n 
 y , m, n 

1

S 1

, m , n  U h

(a  1) 2ln 2
2 a m (a  1)U l

(6)

1



(5)

U h2
1
2 tan(
)
)2
(
2 N 2 ln 2 2 x , m, n

(7)

Where, U h and U l are the upper and lower bound of
the designing frequency band, respectively. In this
implementation, we used the following constants as
commonly used in the literature: U l = 0.05, U h =0.49.

Fig. 1: A stroke filter
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Eg and the edge map of its binarized image named Eb
and edge map of stroke filter response is Es are both
generated using a canny operator with the experimental
threshold value interval [0.12 0.3]. E g, Eb and Es are
divided into n × n pixels blocks (n=16 in our
experiment), the similarity value of edge pixel
distribution is evaluated block by block between the
three edge maps. The similarity value of edge pixel
distribution between the blocks is given as follows.

Fig. 2: Gabor filter windows of four scales and six
directions
The response of Gabor filter is the convolution of
Gabor window with image I is given by:
*
Gmn ( x, y)   I ((x-s, y-t) mn
(s, t )
s

(8)

t

Where, s and t range from -30 to +30, i.e., filter
mask size is 61×61.
III. TEXT REGION EXTRACTION
Shi et al [12] have given the Detection process for
classification of the image into text areas and non-text
areas. Our goal is to detect the scrolling text string and
scene text string in the video frames. Since the contrast
of the text is more reliable than the color uniformity, we
mainly depend on the edge information to detect text.
The edge map is generated by performing our proposed
edge merging method as shown in Fig. 3. In our
proposed method, each frame of the video sequence is
picked up as a RGB image and converted it into
intensity (gray scale) image.

Fig. 3: Flowchart of edge map merging
Sm 

2  num( BLKg m )  num( BLKbm )  num( BLKsm )
max(num( BLKg m ), num( BLKbm ), num( BLKsm ))

(9)
Where BLKgm is a block in Eg with block ID m
(m=1,2,3…N), N indicates the total of blocks in each
image, BLKbm is BLKgm’s counterpart in Eb, and
BLKsm is BLKgm’s counterpart in Es, num(BLK)
denotes the number of edge pixels in BLK. The value of
Sm can be any decimal ranging from 0 to 1. A threshold
value T1 is set to eliminate blocks containing no text or
fake text. T1 is set to an experimental value (0.1 in our
experiment). For each pair of blocks, if the similarity
value Sm is greater than T1, the value of m is added into
a set named A, which is initially an empty set. After the
whole process for each pair of blocks in E g, Eb, EGWT
and Es, set A consists of group of block IDs. The blocks
identified by elements of set A are regarded as
containing real edge pixels of text. An new edge map E
whose edge pixels of both text and background are
intensified is given as follows.

The edge maps of an intensity image and its
binarized image and stroke filter response usually
contain real edge pixels of high contrast regions. But the
edge map of an intensity image usually contains also
scattered edge pixels as noise in an edge map. The edge
map of a binarized image usually doesn’t have these
scattered edge pixels but introduces another type of
noise caused by the binarization process. The stroke
filter response also has some unwanted edges of
background. By merging the three edge maps, we can
get an edge map which contains less edge pixels of
background but enriched edge pixels of text. For the
purpose of enhancing the edges located on character
borders, at first a Sobel filter is applied to the intensity
image, then the edge map of an intensity image named

E  E g OR E b OR Es OR E GWT

(10)
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T2  avg ( find ( PRJ (i)  avg ( PRJ )))

Where OR denotes a OR operation between the
pixels in Eg, Eb and Es. Eg, Eb and Es are binary edge
maps. Our goal is to extract only edge pixels of text.
Since the resulting edge map E has both text edge pixels
and background edge pixels, our proposed edge map
merging method is introduced to filter edge map E. We
split edge map E into blocks with the same size as
blocks in Eg, Eb, EGWT and Es, keep only blocks
identified by every element of set A, and then eliminate
any other blocks in E and fill them with pure black
blocks. The example of edge map merging method is
shown in Fig. 4.

(11)

Where PRJ denotes a vector whose element is the
total of edge pixels of each pixel row in edge map E.
PRJ(i) denotes an element of PRJ with index i. avg(Vec)
is a function which computes the average value of
vector Vec. find(Eq) is a function which can figure out
PRJ(i) if equation Eq is true. If PRJ(i)<T2, row i is
considered as containing no edge pixels of text. After
the comparison process, we obtain a group of row IDs.
Any IDs with no adjacent ones should be eliminated.
Adjacent rows are teamed as an area, areas with gap
distance smaller than 3 pixels are combined as one. One
or more areas would be produced by the vertical
projection profile method. After that, a horizontal
projection profile method is applied to the resulting
areas. A similar operation to the resulting areas in
horizontal direction can produce one or more rough
regions.
IV. EXPERIMENTAL RESULTS
The test set in our experiment consists of 15 video
clips from some popular movies, TV9 news, and some
outdoor videos (5 Telugu, 5 Hindi and 5 English
languages). All images are minified or magnified to
320×240 pixels.
There are two parameters for evaluating the
performance of detection and localization methods:
precision and recall rate. The definitions of precision
and recall rate for detection and localization processes
are:
No. of correctly localized region
Precision 
(12)
No. of localized regions

Recall 

No. of localized regions
No. of ground truth region

(13)

TABLE I: PERFORMANCE COMPARIOSON
BETWEEN DIFFERENT METHODS
Fig. 3: Example of edge map marging method and text
detection: (a) original image, (b) edge map by gray
image (c) edge map by binarized image, (d) edge map
by stroke filtr, (e) detected text in the image

Precision
Recall

For detecting and localizing horizontal aligned text,
a vertical projection profile method is firstly performed
to the edge map. Based on the geometric constraints, a
rough text region containing scrolling texts or scene
texts can be obtained. The projection profile describes
the distribution of edge pixels in vertical direction. A
global threshold T2 must be set to select the rows
containing text edge pixels. Rows T 2 is given as follows.

Edgebased [12]
89.1%
82.12%

Stroke
filter
90.1%
82.58%

Proposed
Method
93.12%
89.21%

Table I shows the performance comparison between the
proposed method and individual techniques of edgebased on gray scale and binarized images and edgebased on stroke filtered image. From Table1, it is clear
that the proposed method is significantly improved
compared to other methods in terms of precision and
recall rates.
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Fig. 4 shows the results (text extraction) developed
based on the proposed method. The test video of 24

frames contains the text in English and Telugu
languages.
.

Fig. 4: Results of text extraction in the video frames using the proposed method
.
V. CONCLUSION
A novel method by combining the edge-based,
Gabor wavelet based and stroke filter based text
extraction in the videos is presented in this paper. The
tests are conducted on 15 different video clips from
some popular movies, TV9 news, and some outdoor
videos (5 Telugu, 5 Hindi and 5 English languages). The
effectiveness of the proposed method is compared with
the individual edge-based and stroke filter based
techniques and found that the proposed method
significantly improved the text extraction rate in the
videos in terms of precision and recall.
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Abstract - This report describes a vision-based tracking system for identifying palm gestures for use in controlling computer
programs, such as browsers, Power point, or any other applications. The goal is twofold. First, gesture recognition can complement
other forms of human computer interaction (such as keyboard, mouse, and voice), but provides such control at a distance without
touch. For example, this gesture technology will allow a person to easily interact with a virtual vehicle in an intuitive and natural
manner, greatly increasing the utility of the virtual reality design system, and enabling systems to be designed and developed in a
more efficient and effective manner. Second, it can be used as a convenient computer interface to the millions of people who are
unable to adequately use typical computer interaction arrangement does not require any connection to the user (either by tags or
active beacons worn on the hand) techniques..

I.

INTRODUCTION

II

RELATED WORK

Gesture recognition is a topic in computer science
and language technology with the goal of interpreting
human gestures via mathematical algorithms. Gestures
can originate from any bodily motion or state but
commonly originate from the face or hand. Current
focuses in the field include emotion recognition from
the face and hand gesture recognition. Many approaches
have been made using cameras and computer vision
algorithms to interpret sign language. However, the
identification and recognition of posture, gait,
proxemics, and human behaviors is also the subject of
gesture recognition techniques.

Charles J.Cohen [1] discusses the issues involved in
controlling computer applications via gestures
composed of both static symbols and dynamic motions.
Each gesture is modeled from either static model
information or a linear-in-parameters dynamic system.
Recognition occurs in a real-time environment using a
small amount of processing time and memory. One has
to examine which gestures are appropriate, how the
gestures can be recognized, and which commands the
gestures should control. The tracking method is detailed,
along with its use in providing of coordinates for the
gesture control a Power point presentation.

Gesture recognition can be seen as a way for
computers to begin to understand human body language,
this building a richer bridge between machines and
humans than primitive text user interfaces or even GUIs
(graphical user interfaces), which still limit the majority
of input to keyboard and mouse.

The control of computer applications, such as
PowerPoint, can be greatly enhanced through the use of
gestural inputs. Gestures are more than simple mouse
movements and point/click commands - they can relay
full intentions of a human. Using gestures as a human
computer interface has many practical advantages over
other forms of input, such as speech or keyboard,
including longer input device life (no moving parts),
improved hygiene, less system degradation due to noisy
environments, the reduction of language barriers, and a
more intuitive command interface. Therefore the use of
gestures for human-computer interaction was presented,
using the state of the system to determine the
appropriate system response.

Gesture recognition enables humans to interface
with the machine (HMI) and interact naturally without
any mechanical devices. Using the concept of gesture
recognition, it is possible to point a finger at the so that
the cursor will move accordingly. This could potentially
make conventional input devices such as mouse,
keyboards and even touch-screens redundant.
Gesture recognition can be conducted with
techniques from computer vision and image processing.
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III PROPOSED SYSTEM

V

CONCLUSION

The control of computer applications, such as
PowerPoint, can be greatly enhanced through the use of
gestural inputs. Gestures are more than simple mouse
movements and point/click commands - they can relay
full intentions of a human. Using gestures as a human
computer interface has many practical advantages over
other forms of input, such as speech or keyboard,
including longer input device life (no moving parts),
improved hygiene, less system degradation due to noisy
environments, the reduction of language barriers, and a
more intuitive command interface. Therefore for the
appropriate system response gestures for humancomputer interaction are used.
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IV ALGORITHM
Step 1: Clear the command window.
Step 2: Initialize the camera.
Step 3: Take the snapshot as input video.
Step 4: Suppress the background and get binary image.
Step 5: Count the number of ones in binary image.
Step 6: Find the Centroid and divide the image into
quadrants.
Step 7: If Centroid lies in 1st quadrant then device 1 will
be ON else moves to 2nd quadrant.
Step 8: When Centroid lies in 2nd quadrant then device 1
will be OFF.



rd

Step 9: If Centroid lies in 3 quadrant then device 2 will
be ON else moves to 4th quadrant.
Step 10: When Centroid lies in 4th quadrant then device
2 will be OFF.
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Abstract - Hardware-Software co-design is an important decision making problem in embedded system design. In this paper, we
provide an alternative meta-heuristic approach to solve this problem using a binary version of Genetic Algorithm. Since Genetic
Algorithm is very effective in solving combinational optimization problem, we used Genetic Algorithm and moreover the binary
version makes the task of hardware-software partitioning easy to handle. The result indicates that this approach can not only solve
the partitioning problem of embedded system but also provides better results than previously proposed algorithms.
Keywords - hardware-software partitioning; embedded system; co-design; binary genetic algorithm; JPEG encoder.

I.

II. PREVIOUS WORK

INTRODUCTION

Embedded systems typically consist of application
specific hardware (HW) parts and programmable
software (SW) parts. In comparison to the HW parts, the
SW parts are much easier to develop and modify. Thus,
SW is less expensive in terms of costs and development
time. HW, however, provides better performance. For
this reason, a system designer's goal is to design a
system fulfilling all system constraints.

A. Hardwarwe-Software Partitioning
In the traditional design strategies, the system
designer decides which blocks of the system could be
implemented in HW and which could be realized as SW
running on a standard processor, taking into account
his/her own knowledge as an expert in the field. Hence
traditionally, partitioning was carried out manually as in
[1, 2]. However, because of the increase of complexity
of the systems, many research efforts aimed at
automating the partitioning as much as possible. The
suggested partition approaches differ significantly
according to the definition they used to the problem.
One of the main differences is whether to include other
tasks (such as scheduling where starting times of the
components should be determined) as in [3], or just map
components to HW or SW only as in [4, 5]. Some
formulations assign communication events to links
between HW and/or SW units as in [6].

The co-design phase, during which the system
specification is partitioned onto hardware and
programmable parts (SW) of the target architecture, is
called HW/SW partitioning. Hence, performance-critical
components of the system should be realized in HW,
and non-critical components in SW. This way, a good
trade-off between cost and performance can be
achieved. This phase represents one key issue during the
design process of heterogeneous systems.
This paper is organized as follows: Section 2 gives
an overview on the previous work done on different
aspects of solving this partitioning problem. In Section
3, a brief description and formulation of the problem is
given in accordance with the case study. Implementation
of binary version of Genetic Algorithm (GA) is given in
Section 4. Section 5 shows the results and its
comparisons with other available results. Finally the
paper concludes with Section 6 where conclusions and
future work directions were given.

The system to be partitioned is generally given in
the form of task graph, the graph nodes are determined
by the model granularity, i.e. the semantic of a node.
The node could represent a single instruction, short
sequence of instructions as in [7], basic block as in [8], a
function or procedure as in [9]. A flexible granularity
may also be used where a node can represent any of the
above as in [4, 10]. Reference [11] in their work
emphasized more on the algorithmic properties of
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HW/SW partitioning. Based upon the given cost values
the algorithm decides which components of the system
to implement in HW and which ones in SW.

different modules/components from Level 2 to Level 7
which need to be bi-partitioned into either HW or SW.
The authors pre-assumed that the RGB to YUV
converter in Level 1 is implemented in SW and will not
be subjected to the partitioning process. More details
regarding JPEG systems can be obtained from [20]. This
JPEG encoder is a published “benchmark” for such reallife case study.

B. Evolutionary Algorithms
Reference [12] applied a simulated annealing
algorithm with fine granularity. The initial specification
is an extension of the C programming language
translated into a syntax graph. The cost function
minimizes the system execution time, extracting
partitioning objects (basic blocks) from software to
hardware. Reference [13] also uses fine granularity,
language-level operations, obtained from the initial
specification in HardwareC. The partitioning algorithm
is based on iterative improvement, and extracts software
blocks from an initial all-hardware solution considering
the timing constraints.

Table I shows measured data for the considered cost
metrics of the system components.

With increasing number of nodes the search space
for the partitioning increases exponentially and the exact
algorithms fail to perform well. But work done as in
[14] showed that integer linear programming (ILP) can
solve the problems optimally even for quite big systems
but it takes considerable amount of time and resources.
Whereas GA can provide near to optimum solutions
within considerably less period of time. The application
of artificial intelligence techniques has proven its
usefulness while dealing with the system partitioning
problem. Reference [15] performed system partitioning
using a genetic algorithm that includes HW space
exploration, following a coarse grain approach. Another
approach based on genetic algorithms was proposed as
in [6], which considered power and real time in the
optimization process. Due to the slow performance of
the exact algorithms, heuristic-based algorithms were
extensively proposed. In particular, GAs is widely used
as in [14, 16]. Along with GA as in [17, 18] showed the
potential application of the real coded Particle Swarm
Optimization (PSO) to this partitioning problem.

Fig.1 : Control-Data Flow Graph for JPEG Encoder.
TABLE I : MEASURED DATA FOR JPEG ENCODER
Execution Time
HW
(ns)

III. CASE STUDY (JPEG ENCODER)
A. Problem Description
To further validate the potentiality of any algorithm
for HW/SW partitioning problem it is necessary to test it
on a real-life case study, with a realistic cost function
terrain. The HW/SW cost matrix for all the modules of
such real life case study should be known. After
carrying out a comprehensive literature search for such
case study, [19] provided such details for a case study of
the well-known Joint Picture Expert Group (JPEG)
encoder system. The HW implementation is written in
"Verilog" description language, while the SW is written
in "C" language. The Control-Data Flow Graph (CDFG)
for this implementation is shown in Fig. 1 with 22

SW
(µs)

Cost
Percentage
HW
SW
(10-3) (10-3)

Power
Consumption
HW
SW
(mW) (mW)

Component
Or
Module

155.264

9.38

7.31

0.58

4

0.096

Level
Offset (FEa)

1844.822

20000

378

2.88

274

45

DCT (FEb)

1844.822

20000

378

2.88

274

45

DCT (FEc)

1844.822

20000

378

2.88

274

45

DCT (FEd)

3512.32

34.7

11

1.93

3

0.26

Quant (FEe)

3512.32

33.44

9.64

1.93

3

0.27

Quant (FEf)

3512.32

33.44

9.64

1.93

3

0.27

Quant (FEg)

5.334

0.94

2.191

0.677

15

0.957

399.104

13.12

35

0.911

61

0.069

5.334

0.94

2.191

0.677

15

0.957

DPCM(FEj)

399.104

13.12

35

0.911

61

0.069

ZigZag
(FEk)

DPCM
(FEh)
ZigZag
(FEi)
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TABLE II : DIFFERENT EXPERIMENTAL CASES

DPCM
(FEl)
ZigZag
(FEm)

5.334

0.94

2.191

0.677

15

0.957

399.104

13.12

35

0.911

61

0.069

2054.748

2.8

7.74

14.4

5

0.321

VLC (FEn)

1148.538

43.12

2.56

6.034

3

0.021

RLE (FEo)

2197.632

2.8

8.62

14.4

5

0.321

VLC (FEp)

1148.538

43.12

2.56

6.034

3

0.021

RLE (FEq)

2197.632

2.8

8.62

14.4

5

0.321

VLC (FEr)

1148.538

43.12

2.56

6.034

3

0.021

RLE (FEs)

2668.288

51.26

19.21

16.7

6

0.018

VLC (FEt)

2668.288

50

1.91

16.7

6

0.018

VLC (FEu)

2668.288

50

1.91

16.7

6

0.018

VLC (FEv)

Values of :
CASE- 1:
CASE- 2:

α
0.25
1

β
0.25
0


0.25
0

η
0.25
0

CASE- 3:
CASE- 4:
CASE- 5:

0
0
0

1
0
0

0
1
0

0
0
1

Case- 1 gives equal weightages to all four sub
objective functions and in other cases one sub objective
function, at a time gets complete weightage and rest of
them were given no weightage.
Hence a minimization problem is proposed where
the cost function (1) needs to be minimized without
violating any of above mentioned three constraints.

B. Problem Formulation
The cost function used for this work is a normalized
weighted sum of the hardware cost, software cost,
power cost, and memory cost as given below:

IV. IMPLEMENTATION
The GA algorithm is written as scripts in the
MATLAB program environment. The process flow
chart for GA is given in Fig. 2.

(1)
Where, allHW cost (allSW cost) is the Maximum
Hardware (Software) cost when all nodes/modules are
mapped to Hardware (Software), and allPOWER cost
is the average of the power cost of all-Hardware solution
and all-Software solution. allMEM cost is the
maximum size (upper-bound) of memory bits i.e.,
memory size of all software solution. α, β, γ and η are
weighting factors. They are set by the user according to
his/her critical design parameters. The multiplication by
100 is for readability only.
The HWCost (SWCost) term represent the cost of
the partition implemented in hardware (software), it
could represent the area and the delay of the partition
(the area and the delay of the software partition).
There are certain constraints as follows:
a)

α + β + γ + η = 1;

(2)

b) Only two numbers of processors are available.
Thus, only two modules can be assigned to the
SW concurrently at any control step, and
c)

Maximum power consumption should not be
more than 600 milliwatt (mW).

As in (1), all four different sub objective functions
were weighted sum with different weights which must
satisfy (2). Hence in this present work we form five
different experimental cases to proceed with binary GA
which are shown in Table II below.

Fig. 2 : Process Flow chart of Genetic Algorithm used in
present work.
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A. Algorithm Inputs

F. Crossover Operator

The inputs to the scripts of algorithm is the cost
matrix formed using Table. 1 and the weightages for
different Cases were taken as given in Table. 2. As GA
needs other user defined parameter settings such as
crossover and mutation probability for applying its
genetic operators and to show that the present algorithm
is parameter independent, a range of these parameter
settings is chosen and the script is run for 35 times for
each of the five cases given in Table. 2.

Two solutions were chosen randomly as parents at a
time from the mating pool and if the random crossover
probability generated is higher than pc, then those
parents were copied as children in offspring population
else two point crossover operator is applied where
randomly any two sites were chosen and the information
is exchanged between two parent solutions to generate
two new children solutions which are then copied into
offspring population.
Crossover operation is continued until the offspring
population size is made equal to that of initial
population size.

The crossover probability (pc) and mutation
probability (pm) is kept varying in the range of 60-95%
and 1-10% respectively. A relatively higher value of pc
assures the higher probability of crossover to exploit the
search space better and a lower value of pm assures that
mutation will allow to explore the search space but
limited to locally only.

G. Mutation Operator
For each solution in the offspring population, for
every module or binary bit a random probability is
generated and if it comes out to be less than pm, then
mutation operator is applied to that particular module.

B. Solution Representation

Mutation operator changes the ‘0’ to ‘1’ or viceversa i.e. it maps that module from SW to HW or viceversa.

As binary version of GA is chosen the solution or
individual is represented as a string of 22 binary
numbers each representing a particular module of JPEG
encoder system. For any particular module if the
corresponding binary number is ‘0’ then it means that
the component is mapped to SW and if it is ‘1’ then it is
mapped to HW.

After mutation the fitness value of all the children
solutions in the offspring population is calculated using
(1).
H. Elitism Preserving Mechanism

C. Solution Initialization

This mechanism assures that only the best solutions
proceed further to next generation. Here the initial
population is mixed with offspring population and as per
the fitness value only best 50% is taken and it is
considered as the initial population for the next
generation where the above stated operations were
repeated again in a cycle.

Solutions were generated randomly as strings of 22
binary numbers either ‘0’ or ‘1’ with equal probability.
Initially such 60 solutions were generated which
constitutes the initial population.
D. Fitness Evaluation

I.

For every solution generated, their fitness is
evaluated using the cost function (1). This fitness value
quantifies each and every solution.

Termination

The termination criterion is required to stop the
algorithm and in this work maximum number of
generations is the termination criterion and it is fixed as
600 generations.

If it is found that there exists an infeasible solution
which is violating any or all of the constraints then a
normalized penalty function is applied to its fitness
value which makes it just inferior to the worst feasible
solution in the population.

V. RESULTS
The experiments are performed on an Intel Core i5
CPU Acer notebook with 2.27GHz processor speed, 3
GB RAM and Windows 7 operating system. The
experiments are performed using MATLAB 7.8.0
program.

E. Selection Operator
A random tournament selection operator is used
which chooses any two solutions from the initial
population and copies the one with minimum fitness
value into a mating pool. This process is continues until
the size of mating pool is equal to that of the initial
population size. Hence it emphasis that only good
solutions were chosen.

In all the five cases and their 35 runs each, it is
observed that the algorithm saturates well under 100
generations after which no new better solution is
generated. Fig. 3 shows the variation of best fitness
value of the population with generations up to 100 th

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume -1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

22

Hardware-Software Codesign of Embedded System Using a Binary Version of Genetic Algorithm

generation for all 35 runs of each case superimposed
over one another and for all five cases separately.

VI. CONCLUSION
DIRECTIONS

In all five cases, it was observed that multiple
solutions were obtained pertaining to same fitness value.
Which means that qualitatively all such solutions are
equal. Hence in Table III, for comparison purpose any
one such solution is taken from each case and compared
with results published as in [19].

GA in its primitive form with minimal parameter
adjustment can successfully solve the partitioning
problem and is also able to achieve better results. GA
provides multiple solutions with same fitness values for
the partitioning problem. This gives a variety in
partitioning result but rigidly maintains the sub objective
values. This aspect of using GA is not reported yet.

Case- 1 of equal weightages given to all sub
objective functions clearly gives a better result than the
one provided by hardware oriented partitioning (HOP)
as in [23] but it is not the minimum one. In terms of
minimum execution time and minimum memory
requirement criterion, Case- 3 and Case- 5 gives slightly
better result than Genetic algorithm Hardware Oriented
(GHO) partitioning as in [21], where the improvement is
negligible. Finally in terms of slice use rate and power
requirement, Case- 2 and Case- 4 beats the previous
known best result given by GA as in [22] and the
improvements of 5.19% and 0.94% is obtained
respectively.

AND

FUTURE

WORK

Other than GA, the binary version of other
evolutionary algorithms can become candidates for
HW/SW portioning problem.
This work is done considering the partitioning
problem to be a single objective problem which clearly
has four different sub objective functions namely
execution time, slice use rate, memory cost and power
cost. Hence this has the potentiality of becoming a
multi-objective optimization problem. Hence the multiobjective algorithms such as Multi-objective Genetic
Algorithm (MOGA) or Non-dominating Sorting Genetic
Algorithm (NSGA-II) can be applied to analyze the
portioning results.

.
TABLE III : COMPARISON OF RESULTS

FBP [19]
GHO [21]
GA [22]
HOP [23]
Case-1

Results*
Lev / DCT / Q / DPCM-Zig/VLCRLE / VLC
1/001/111/101111/111101/111
1/010/111/111110/111111/111
0/010/010/101110/110111/010
0/100/010/101110/110111/010
0/001/111/111101/010111/111

Case-2
Case-3
Case-4
Case-5

0/001/010/111010/110101/010
1/100/111/111110/111111/111
0/100/001/101011/010111/001
1/001/111/111110/111111/111

Methods

Execution
Time (µs)

Memory
(KB)

Slice Use
Rate %

Power
(mW)

20022.26

51.58

20021.66
20111.26
20066.64
20030.88

16.507
146.509
129.68
19.964

53.9
54.7

581.39
586.069

47.1
56.6
50.6

499.121
599.67
521.234

20111.26

181.55

20021.65
20110

16.317
181.547

44.6
54.8

494.442
586.069

20021.65

16.317

44.6
54.8

494.442
586.069

*NOTE: “0” for SW and “1” for HW.

.
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(a)

(d)

(b)

(e)
Fig. 3 : Variation of fitness value over 100 generations
for 35 different run (a) Case- 1, (b) Case- 2, (c) Case-3,
(d) Case- 4, and (e) Case- 5.
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Speech Driven Electric Wheelchair For Disabled
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Abstract - Independent mobility is a dream of every physically disabled. Though many types of mobility equipments are available
for the disabled for their independent mobility, there is no efficient equipment in the case of multiple sclerosis patients. The Multiple
sclerosis patients cannot drive a joystick operated wheelchair which is the only type of electric wheelchair which is commercially
available. Multiple sclerosis is cureless. This paper explains the sincere effort to design an electric wheelchair with special features
that helps the multiple sclerosis patients to move independently. This electric wheelchair is controlled by the voice commands of
the user. Thus with less effort this wheelchair can be driven to the desired directions. The user requires minimum training to use this
mobility equipment. Technically the wheelchair is integrated with a voice recognition circuit to recognize the voice, a
microcontroller which is the brain of this wheelchair and other supporting hardware components. This wheelchair named
“COMMANDER” will be a helping aid for multiple sclerosis patients and other disabled people, who have a similar grade of
disability.
Keywords- Multiple Sclerosis, Voice recognition circuit, Microcontroller, Quadriplegic ; Voice recognition circuit; Microcontroller.

I.

entirely new technology for the independent mobility of
such patients.

INTRODUCTION

Physically challenged are incapable of moving
around independently and freedom of mobility is an
important factor that each and every individual seeks.
Multiple sclerosis is a kind of cureless disability and
multiple sclerosis patients are people those who have
lost the hope to a normal life. Those patients cannot
drive a joystick operated electric wheelchair. As his
physical condition degrades, he may lose the strength
and control of hands to operate a joystick operated
electric wheelchair. An electric wheelchair with speech
recognition system thus can be a complete motion assist
to them.

One of the best solutions to this problem is a voice
controlled electric wheelchair that the input to the
equipment is voice commands. A microphone receives
the voice input and the processor coverts this to specific
movements of the wheelchair. With this controlled
movements of wheelchair most of the lost mobility can
be retained.
The project aims at designing and developing a
microcontroller based voice controlled electric
wheelchair with a voice recognition system to drive the
wheelchair using voice commands.

The objective of this work is to design and develop
a new technology for the smooth operation of electric
wheelchairs through speech recognition.

A wireless audio transmission unit is also integrated
in this wheelchair which can be controlled wirelessly
while sitting on the wheelchair or within the range of
50metres which is an additional feature of this
equipment. The main circuit units that are integrated in
this wheelchair are:

Mobility is restricted or absent at extreme of
multiple sclerosis. Multiple Sclerosis (MS) is
an inflammatory disease of the Central Nervous
System (CNS) - that's the brain and spinal cord.
Predominantly, it is a disease of the "white matter"
tissue. There is as yet no cure for MS. Many patients do
well with no therapy at all, especially since many
medications have serious side effects and some carry
significant risks. These results indicate a need for








Transmitter
Receiver
Voice Recognition circuit
Microcontroller based Control circuit
Isolation circuit
Relays
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the user's abilities, oral anatomy, personal preferences
and lifestyle.[1].

Drives on the Wheelchair

II. BACKGROUND
Several studies have shown that both children and
adults benefit substantially from access to a means of
independent mobility. While the needs of many
individuals with disabilities can be satisfied with manual
or powered wheelchairs, a segment of the disabled
community finds it difficult or impossible to use
wheelchairs independently. To accommodate this
population, researchers have used technologies
originally developed for mobile robots to create smart
wheelchairs. [2]
Smart wheelchairs have been the subject of research
since the early 1980s and have been developed on four
continents. Several studies have shown that both
children and adults benefit substantially from access to a
means of independent mobility, including power
wheelchairs, manual wheelchairs, scooters, and walkers.
Independent mobility increases vocational and
educational opportunities, reduces dependence on
caregivers and family members, and promotes feelings
of self-reliance. While the needs of many individuals
with disabilities can be satisfied with traditional manual
or powered wheelchairs, a segment of the disabled
community finds it difficult or impossible to use
wheelchairs independently. This population includes,
but is not limited to, individuals with low vision, visual
field reduction, spasticity, tremors, or cognitive deficits.
These individuals often lack independent mobility and
rely on a caregiver to push them in a manual wheelchair.

Fig 1:Tongue operated electric wheelchair
A. Electric wheelchairs with split frame technology
World’s first split frame technology was invented
by Ostrich Mobility, a Bangalore based wheelchair
manufacturing company. Unlike normal suspension
systems, the Split Frame Suspension technology allows
all the four wheels in contact with ground even when
there is a level difference of six inches.
In conventional chassis electric wheelchairs, the
wheels lift up when there is a level difference on the
ground or floor the wheelchair is running. This can
cause loss of control leading to accidents. The split
frame chassis makes sure that all the four wheels touch
the ground with a level difference up to 150mm or more
thus giving a better drive control and better
maneuverability in tough terrain conditions.[5].

A. Tongue operated electric wheelchair
The Tongue Drive system was described on June 29
at the 2008 Rehabilitation Engineering and Assistive
Technology Society of North America (RESNA)
Annual Conference in Washington, D.C.
The novel system allows individuals with
disabilities to operate a computer control a powered
wheelchair and interact with their environments simply
by moving their tongues.
Patients use their tongue to operate the system
because unlike hands and feet, which are controlled by
the brain through the spinal cord, the tongue is directly
connected to the brain by a cranial nerve that generally
escapes damage in severe spinal cord injuries or
neuromuscular diseases. Tongue movements are also
fast, accurate and do not require much thinking,
concentration or effort.

Fig 2:Picture of Split frame e-wheels
III. SYSTEM DESIGN

The system can potentially capture a large number
of tongue movements, each of which can represent a
different user command. A unique set of specific tongue
movements can be tailored for each individual based on

Designing a wheelchair is not a trivial job but it
should be designed in such a way that the features of the
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wheelchair should be convenient to the user. The
features of the wheelchair include:

H. Environmental friendly
The equipment should be designed not to pollute
the environment. The parts and components of the
equipment should be made of biodegradable materials or
the parts should be 100 percent recyclable.

A. Effortless Operation:
The user operating the electric wheelchair
contributes less effort to drive the wheelchair or the
wheelchair should be easy to operate. The user should
get control over the equipment so as to drive in the
desired direction

I.

Ease of Transport

The weight of the equipment should be as low as
possible as the compressed size of the equipment also
helps to transport the equipment with ease.

B. Safe Speed
The speed range of Electric wheelchair is from 0.5
Km to 15 km/hr depending on different manufacturers.
In this project since the equipment is driven by voice the
speed is kept on the lower side. The decided maximum
speed is 2 Km/hr so that there will be sufficient time to
deviate from a potential hazard.
C. Favorable Power
The Electric wheelchair should consume less power
to get a longer drive range. The electrical parts and
components selected for designing the wheelchair
should consume less power. Reduction in the weight of
other parts like the frame, the seat etc will also help to
reduce the effort of motors thereby increasing the drive
range.

J.

Major parts of electric wheelchair



Motor controller : Microprocessor based PWM
controller



Battery pack : Consists of 12 Volt 17 Ah battery



Battery charger : 230-40 Volt Ac input and 13.6
Volt Dc out put



Seating : Cushion type



Human interface: Voice activated



Foot rest , arm rest and



Tyres

This wheelchair is driven and fully controlled by
using voice commands. A wireless audio transmission
unit is integrated to the wheelchair so that the patient
can use it while sitting on the wheelchair or within a
range of 50 meters away from the wheelchair, which is
an additional and optional feature of the system. The
voice recognition unit can recognize 20 different voice
commands that can be set to various movements of the
wheelchair. The output of voice recognition unit is the
input to the motor controller unit.

D. Compression
Compression of a wheelchair improves the ability
to manipulate in tight indoor conditions. Trying to
design a compressed wheelchair will also reduce the
weight of the wheelchair thus improving the drive range
and also the portability of the system. Care should be
taken to have space for all the electronic units to be
packed inside the wheelchair.
E. Ruggedness
The wheelchair should be capable to carry a
designed load upto 100kg. therefore the frame design
should be rugged enough to carry the load and run at a
designed maximum speed of two kilometers per hour.
The ruggedness of the frame can be brought in by using
superior light weight materials .

The motor controller output voltage to the motors
varies according to the various voice input commands.
The motors that are connected to the wheels make the
wheelchair move in the direction proportional to the
various voice commands.

F. Effortless service

is:

The parts and components of the wheelchair should
be easily accessible. It should also be easily removable
with the help of minimum tools. Reduced number of
parts and components helps serviceability of the
wheelchair.

Voice Reception unit

The main circuit units integrated to the wheelchair

Voice Recognition circuit
Microcontroller based Motor Control circuit
Relay bank

G. Less Expensive
The Optimized Design of the equipment reduces the
cost. Optimization of the designing can be done by
selecting the suitable material for the desired output. By
avoiding unwanted features beyond design intend also
reduces cost of the equipment.

Drives on the Wheelchair
K. Voice reception unit
This unit consists of an audio transmitter and an
audio receiver. This unit operates in a range of
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50metres. This unit delivers the voice commands from
the person to the voice recognition unit.
L.

Voice recognition unit

This unit recognizes the voice command from the
voice reception unit.
IC HM2007P is the main
component of this Voice Recognition circuit. This IC
can recognize 20 voice different commands. This Voice
Recognition circuit produces an 8-bit digital output for
each voice commands.

Micro
Phone

Display

HM2007
IC

Display
Driver

Latch

8 – bit
output

Motor1(left)

Motor2(Right
)

M. Micro controller based controller unit
R

The 8-bit digital output obtained from the voice
recognition circuit is used to drive a microcontroller
based control circuit. A PIC16F877 microcontroller is
used in this circuit. The microcontroller is programmed
in such a way to produce the required outputs for
corresponding voice commands.

PIC

N. Relays
Relays are used to switch ON and OFF the motors
of the wheelchair according to the output of motor
controller unit 8 relays are used.

Fig 3: Block Diagram of Speech Driven Electric
Wheelchair for Disabled

O. Drives on the wheelchair
The drives used in the wheelchairs are PMDC
motors. Two motors are used to drive the wheelchair.
They are 12V, 30A brushed DC motors.

IV. SYSTEM IMPLEMENTATION
The required hardware has been integrated and the
programmable microcontroller is programmed and
tested.

P. Power supply
Battery is the power source. The UPS can be
charged from the 230V, 50Hz power supply which is
available commonly. There a two 12V, 7Ah battery used
to supply the power. The motors are driven directly
from the battery.

A. Major parts of electric wheelchair


Frame: The frame is made up of mild steel tubes
welded to form a space frame.



Drive motors: These are 12 Volt 30 Amp peak DC
permanent magnet brushed type



Motor controller : Microprocessor based PWM
controller



Battery pack : Consists of 12 Volt 17 Ah battery



Battery charger : 230-40 Volt Ac input and 13.6
Volt Dc out put

Q. Battery charger
A battery charger is used to recharge the battery.
The charger consists of an AC to DC circuit. The input
is 230-240V AC and the output is 13.6 Volts DC at 2
ampere rating.
R. Download pattern
The download pattern process is same as the upload
pattern process except that the direction of the data flow
is reversed. After receiving the download command and
the word number, HM2007 being to read data from
external device. The first two words of the data will be
treated as the pattern length and following data will be
stored as pattern frame by frame. Figure shows the
control flow of the downloading process
S.

MCT2E

16F877A

Seating : Cushion type
Human interface: Voice activated
Foot rest , Arm rest and Tyres

Reset

When Reset command is received by HM2007, the
HM2007, the will clear the entire pattern in the memory.
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F. Drives on wheelchair
The drives used in the wheelchairs are PMDC
motors. Two motors are used to drive the wheelchair.
They are 12V, 30A brushed DC motors.
V. CONCLUSION
Disability to ability is a dream of every challenged.
There are various ways to rehabilitate them. Equipments
for independent mobility play an important role in the
rehabilitation process of such people. Designing the
right mobility equipment for people with disability is
not a trivial job just because the nature and type of
disability varies from person to person. Voice
recognition and the controls to drive the wheelchair in
the desired direction is the most critical aspect of the
overall process of Commander. By its very special
features Commander become an advanced means of
mobility aid for patients suffering from Multiple
Sclerosis, strokes and paralysis. Commander is thus a
ray of hope to freedom of mobility for many disabled.
Figure 4.1 Speech driven electric wheelchair for
disabled-electronic controls
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voice commands. The voice commands can be in any
different languages. This Voice Recognition circuit
produces a 8-bit digital output for each voice
commands fed to it.

[5]

Freedom of mobility by Mr.Hari Vasudevan, MTech, Ostrichmobility, Bangalore.



D. Microcontroller based controller circuit
The 8-bit digital output obtained from the voice
recognition circuit is used to drive a microcontroller
based control circuit. A PIC16F877 microcontroller is
used in this circuit. The microcontroller is programmed
in such a way that it produces the required outputs for
corresponding voice commands. The microcontroller is
programmed using the C language.
E. Relay bank
Relays are used to switch ON and OFF the motors
of the wheelchair according to the output of motor
controller unit. 8 relays are used.
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Abstract - Classification is an important data mining task that analyses a given training set and develops a model for each class
according to the features present in the data. Appropriate and efficient classification algorithms are needed in Biological data mining
since the data stored deal with humans and a proper classification of the existing data will help in analyzing the new dat. This paper
deals with the different classification algorithms such as Multilayer Perceptron Classifier, NavieBayes Classifier and NB Tree
Classifier on the breast cancer data set. The analysis shows the short comings and advantages of the algorithms.

I.

consists of nodes, branches, leaf nodes, and a root. To
classify an instance, one starts at the root and finds the
branch corresponding to the value of that attribute
observed in the instance [7]. This process is repeated at
the sub tree rooted at that branch until a leaf node is
reached. The resulting classification is the class label on
the leaf.

INTRODUCTION

Bioinformatics is a field that is devoted to the
interpretation and analysis of the biological data using
computational techniques [1]. It has evolved
tremendously in recent years due to the explosive
growth of biological information that has been generated
by the scientific community. It has become one of the
most important applications in data mining.

The important Machine Learning algorithms known
are Decision Trees [7], Rule Learning [8], Naïve-Bayes
Classifier [9], and Statistics [10]. They use Heuristic
Search and Greedy Search techniques to find subsets of
rules to create classifiers. These algorithms may make
rules interesting, or not interesting, or they may not be
found. It reduces the classifiers accuracy. [3]

Knowledge Discovery in Databases (KDD) is an
iterative and multi step process that aims at extracting
previously unknown and hidden patterns from a huge
volume of databases. Data mining is a stage of the entire
KDD process that involves applying a particular data
mining algorithm to extract an interesting knowledge.
One of the important problems that are used by data
mining community is classification problem [2].

Mining biological data is an emerging area of
intersection between data mining and bioinformatics.
Bioinformaticians have been working on the research
and development of computational methodologies and
tools for expanding the use of biological, medical,
behavioral, or health-related data. One of the examples
of data mining in bioinformatics is the study of the
pattern of the recurrence and non-recurrence of breast
cancer in humans.

Classification is an important data mining task that
analyses a given training set and develops a model for
each class according to the features present in the data.
It is a predictive model. Classification rule mining aims
to discover a small set of rules in the database that forms
an accurate classifier [3]. The induced model is used to
classify unseen data tuples. There are many approaches
to develop the classification model including decision
trees, neural networks, nearest neighbor methods and
rough set-based methods [4], [5]. Classification is very
important when studying learning strategies, that is, by
describing the task of constructing class definition,
future data items can be classified by determining if they
follow the definition learned. It is particularly useful
when a database contains examples that can be used as
the basis for decision making process such as assessing
credit risks, for medical diagnosis, or for scientific data
analysis.

This paper is trying to analyze the utility of
Multilayer Perceptron Classifier, NaiveBayes Classifier
and NB Tree Classifier for a case study in Breast
Cancer.
II. ANALYSIS OF THE ALGORITHMS USING
WEKA TOOL
The data set considered in this paper is the
Michalski Breast Cancer data set which has 286
instances and 10 attributes. This breast cancer domain
was obtained from the University Medical Centre,
Institute of Oncology, Ljubljana, Yugoslavia. M.
Zwitter and M. Soklic have provided the data [11]. The
Arff conversion of the data set was provided by Håkan

Decision tree induction is one of the most common
techniques to solve the classification problem [4], [6]. It
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Kjellerstrand[12]. The selection of this data set has been
done as this is commonly used in classification
problems [13, 14, 15, 16]. The incidence of breast
cancer has been high even with the improvement in
diagnostic methods. The discovery of the survival rate
or survivability of a certain disease is possible by
extracting the knowledge from the data related to the
disease. There needs to be a faster and correct method of
early diagnosis [17].

TABLE I: CLASSIFICATION OUTPUT FOR MLP

The three classifiers viz, MLP, NB, NBTree
Classifiers are employed to study the classification
output.
The test model used is 10-fold cross validation. It is
called as rotation estimation [18]. It is the statistical
practice of partitioning a sample of data into subsets so
that the analysis is initially performed on a single subset,
while the other subset(s) are retained for subsequent use
of confirming and validating the initial analysis[19].
Two classes were created. Class – no-recurrence events
and recurrence events.

2.

4.

Recall – Fraction of the values being relevant to the
query that are successfully retrieved

5.

F- measure - The weighted harmonic mean of
precision and recall.

6.

Kappa Statistic – measures the agreement between
the predicted and observed categorizations of a data
set while correcting for agreements that occurs by
chance.

0.3552

Root
error

0.5423

mean

squared

Relative absolute error

84.8811%

Root relative squared
error

118.654%

FP

TP
Rate

Rate

0.746

0.588

0.75

0.412

0.254

0.407

FMeasure

Class

0.746

0.748

norecurrenceevents

0.412

0.409

recurrenceevents

Precision Recall

IV. NAVIEBAYES CLASSIFIER
Time taken to build the model by NB is 0.02 secs.
The number of instances incorrectly classified is 81 and
correctly classified instances are 205.

FP Rate – False Positive Rate - the proportion of
examples which were classified as the correct class,
but belong to a different class, among all examples
which are not of the same class.
Precision – Fraction of the values retrieved that are
relevant to the user’s information need

Mean absolute error

Generally, the precision is favourable when using a
MLP.

TP Rate – True Positive Rate - the proportion of
examples which were classified as the correct class
among all examples which truly have the same
class, i.e. how much part of the class was captured.

3.

0.1575

Remarks

The following parameters are used to compare the
three classifiers.
1.

Kappa statistic

TABLE II: CLASSIFICATION OUTPUT FOR NB
Kappa statistic

0.2857

Mean absolute error

0.3272

Root
error

0.4534

mean

Relative absolute error

78.2086%

Root relative squared
error

99.1872%

TP
FP
Rate Rate

III. MLP CLASSIFIER
Use of this classifier created 26 nodes with each
having a threshold value. Threshold value is a specific
value that must be exceeded by a neuron's activation
function, before the neuron generates an output. Time
taken to build model by MLP is 18.74 seconds. The
number of instances incorrectly classified is 101 and
correctly classified instances are 185.

squared

Precision Recall

0.836 0.565

0.778

0.836

0.435 0.164

0.529

0.435

FClass
Measure
norecurre
0.806
nceevents
recurre
0.477
nceevents
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Remarks

ion rate

error

error (%)

35.31

0.3552

84.8811

0.75

Generally, NB is always an efficient classifier.

MLP

0.407

V. NBTREE

0.778
NB

Time taken to build the model is 0.84 secs. The
number of instances incorrectly classified is 83 and
correctly classified instances are 203.

28.32

0.3272

78.2086
0.529

NB
Tree

0.763
29.02

0.3265

78.025
0.516

18.74
secs
0.02
secs
0.84
secs

TABLE III: CLASSIFICATION OUTPUT FOR NB TREE

Kappa statistic

VII. CONCLUSION

Mean absolute error

Data Mining is a broad area that is used for the
analysis of large volumes of data. The classification
algorithms have a major impact on the process of data
mining since they classify the new or unseen data based
on the existing data. The case study of the paper reveals
that, of the three algorithms used NB Tree has the
highest accuracy, followed by NB and MLP. The
numerical experiments have revealed that MLP has the
highest miscalculation rate and lowest precision value.
MLP classifier results in 101 incorrect classifications.
The training time for the classifiers is the least with NB
whereas the time taken to build the model is the least
with NBTree. The probability of classifying correct
instances varies from one classifier to another. They are
0.65, 0.72 and 0.71 respectively for MLP, NB and
NBTree. The analysis shows that NBTree and NB
Classifiers is a good solution and not MLP for
classification problems with many instances. NBTree
and NB Classifiers are useful for a faster and correct
method of early diagnosis of breast cancer.

Root
error

mean

squared

Relative absolute error
Root relative squared
error
Number of Leaves
Size of the tree
FTP
FP
Precision Recall
Measure
Rate Rate
0.851 0.625

0.763

0.851

0.805

0.376 0.149

0.516

0.376

0.435

Class
norecurre
nceevents
recurre
nceevents

Remarks
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Abstract - During the process of imagery, the factors including the motion between earth and the platform, atmosphere disturbance,
out of focus, non-ideal sampling and so on, all can make the images blurred and degraded. Super resolution technology is the signal
processing based method which can detect and remove the blur caused by the imaging system as well as recover spatial frequency
information. Super resolution imaging processes one or more low resolution images acquired from the same scene to produce a
single higher resolution image with more details.
Recently, it has been one of the most active research areas to get high-resolution image from a low-resolution image, and for the
communication purpose it is necessary to compress the information.
In this paper, the various decimation algorithms are designed and implemented which can be used to compress the information
which is very helpful for the communication purpose. At the receiver side, the decimated images are interpolated by using different
interpolation algorithms to get back the original information. The performance analysis (PSNR and MSE) is calculated to know the
error between the input and output images. The system is implemented using Matlab GUI.
Keywords - Super resolution, Interpolation, Decimation, Image Enhancement, PSNR.

I.

cameras has become a common practice. However, thus
far no single image sensor can satisfy the diverse
requirements of all industrial camera applications today.

INTRODUCTION

Super resolution is a process of constructing higher
resolution image using one or more low resolution
images of the same scene. Super resolution provides an
inexpensive solution via software approaches to
overcome the inherent limitations of image acquisition
hardware systems. The SR imaging has a wide variety
of application areas, it can recover the details that have
been degraded or lost during the image acquisition.
Super resolution is applicable in video on internet,
where the video is down sampled and transmitted, at the
receiver section, the received video can be upsampled to
get more information. The super resolution process
boosts the image quality and reduces the aliasing and
allows the reliable detection, segmentation and analysis.

II. RELATED WORKS
Feng Li and Jingyi Yu have proposed the hybrid
camera that has the advantages of a high resolution
camera and a high speed camera. This method consists
of a pair of low-resolution high speed (LRHS) cameras
and a single high-resolution low speed(HRLS) camera.
The LRHS cameras are able to capture fast motion with
little motion blur. They provide a low resolution depth
map. The HRLS camera provides a high spatial
resolution but also introduces severe motion blur when
capturing fast moving objects. It is assumed that motion
blurs are caused by the shaking of the camera and LRHS
is used to estimate the PSF (Point Spread Function) in
the HRLS. The limitation is that there is large
incomplete depth map due to the large baseline between
the two LRHS cameras that will introduce some of the
artifacts in the boundaries [1].

For different applications such as medical imaging,
satellite imaging etc, it is necessary to increase the
resolution of images. Resolution of array based infrared
cameras is limited by pixel size and inter-pixel distance.
Providing a sufficiently wide field of view, results in
severe under sampling of the digital image. Under
sampling causes aliasing, which corrupt block-edges and
by corruption of image detail.

Deepu Rajan and Subhasis Chaudhuri have
proposed Maximum a Posteriori (MAP) and Markov
Random Fields (MRF) to model both image and depth
simultaneously. Here they estimated the depth map and
focused image of a scene both at super resolution from

With the recent advances in digital imaging, the use
of high resolution, high speed, or high dynamic range
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Jing Tian and Kai-Kuang Ma have proposed the
Makov Chain Monte Carlo (MCMC) technique for the
Super Resolution(SR). However the MCMC SR requires
large number of computational resources which need not
only to generate a huge number of samples but also
requires a search for obtaining an optimal prior image
model. To solve this problem Grid Computing is
proposed in this paper. [8].

its defocused observations and it is assumed that there is
no relative motion between the scene and the camera. [2,
3]
Varsha Patil, Dattatraya Bormane and Hemant Patil
have proposed the wavelet based interpolation for super
resolution image reconstruction. This algorithm
constructs the high resolution image using low
resolution images. Lastly the PSNR or RMS pixel error
is calculated to compare the result with original image
[4, 5]. They proposed that there are three stages in
reconstruction of SR images: registration, interpolation
and restoration. Estimation of motion information is
called as registration and then interpolation is done to
get high resolved image. Image registration is performed
first to align the different images as precisely as
possible. Once the registration is done wavelet based
interpolation is applied in which, image is first
decomposed into horizontal, vertical, approximate and
diagonal components. Further diagonal components are
logically decomposed into two diagonals SW-NE and
NW-SE to interpolate them separately. It is assumed that
interpolation is done along edges and not across means
pixels are added along the edges only and finally high
resolution images are obtained.

Ataru Ohkura, Daisuke Deguchi and Tomokazu
Takahashi have proposed a subspace method for the
recognition of characters which are integrated from
multiple low resolution characters by the super
resolution technique. Here the proposed method
reconstructs a high resolution image from multiple low
resolution images by means of the super resolution
technique in order to enhance the resolution of both
training data and test data images and to recognize the
test data correctly. [9, 10].
III. PROPOSED SYSTEM
The block diagram of the proposed system shown in
fig: 3.1 gives the high resolution image from low
resolution image. After getting the output, performance
analysis can be done by comparing the original image to
know the efficiency of the designed algorithm.

Zomet and Peleg have proposed an approach to
construct the high resolution mosaic from a video
sequence in an efficient manner. It is assumed that all
the images are aligned. This method will preserve the
geometry of original mosaic image, while improving its
resolution.
As the first step in the super resolution algorithm,
the mosaic is expanded to the desired resolution using
bilinear interpolation or some other interpolation
methods. The resolution is enhanced using the each strip
in the panorama and the strip in the mosaic is enhanced
without changing the geometry of the mosaic. In this
way panoramic images with enhanced resolution can be
constructed in an efficient way without distorting its
geometric structure [6].

Fig 3.1: Block diagram of the system
The image is taken from the library or camera, then
noise is added to that original input image to get noisy
image. After getting the noisy image, decimation (by 2N
where N=2,4,8,16…..) algorithms are applied to get
decimated or low resolution image. For the
communication applications the images are compressed
for the transmission and at the receiver interpolation
algorithms can be applied to get back the original
information. The detailed description of the each
module is explained below:

Simon Baker and Takeo Kanade have presented
limits on super resolution in two parts. In the first part
they analyzed that super resolution becomes much more
difficult as the magnification factor increases. From the
analytical results of this paper which shows that the
reconstruction constraints provide less and less useful
information as the magnification factor increases. It is
assumed that the images are noisy and down sampled.
The second part of this paper is super resolution based
on the principle of recognition-based super resolution or
Hallucination. This algorithm is based on recognition of
local features in the low resolution images and
enhancing them to get high resolution images. [7].

3.1 Noise Module:
Visual information transmitted in the form of digital
images is becoming a major method of communication
in the modern age, but the image obtained after
transmission is often corrupted with noise. A noise is
introduced in the transmission medium due to a noisy
channel, errors during the measurement process and
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during quantization of the data for digital storage. Each
element in the imaging chain such as lenses, film,
digitizer, etc. contributes to the degradation. Therefore,
Noise is any undesired information that contaminates an
image. Hence, the received image needs processing
before it can be used in applications. A different noise
model includes additive, multiplicative and impulse
types of noise. They include Gaussian noise, salt and
pepper noise, speckle noise and Poisson noise. Selection
of the denoising algorithm is application dependent.
Hence, it is necessary to have knowledge about the
noise present in the image so as to select the appropriate
denoising algorithm. A quantitative measure of
comparison is provided by the peak signal to noise ratio
of the image.

errors in the digitization process. Salt and pepper noise
with a variance of 0.05 and probability density function
for this type of noise is shown in fig 3.4.

Fig 3.4: PDF for Salt
and pepper noise

Fig 3.5: Original
image

Original image
with Salt and
pepper noise

Speckle noise:

Gaussian Noise:

Speckle noise is a multiplicative noise. Speckle
noise follows a gamma distribution and is given as,

Gaussian noise is evenly distributed over the signal.
This means that each pixel in the noisy image is the sum
of the true pixel value and a random Gaussian
distributed noise value. As the name indicates, this type
of noise has a Gaussian distribution, which has a bell
shaped probability distribution function given by,
F (g) =

1
2πσ

2

e −( g − m )

2

F (g) =

−g
g α −1
ea
α
(α − 1)!a

where variance is a2 α and g is the gray level. On
an image, speckle noise (with variance 0.05) looks as
shown in fig 3.6.

2σ 2

Where, g represents the gray level, m is the mean or
average of the function, and σ is the standard deviation
of the noise. Graphically, when introduced into an
image, Gaussian noise with zero means and variance as
0.05 and which is shown in fig 3.2.

Fig 3.6: Gamma
distribution

Fig 3.7: Original
image

Original image
with Speckle
noise

3.2 Decimation Algorithms:

Fig 3.2: Gaussian
distribution

Fig 3.3: Original
image

Decimation algorithms are used to get the low
resolution images from high resolution image and it also
acts as filter to remove the noise. There are different
decimation algorithms available. In this paper 5
decimation algorithms are designed and implemented.
The detailed description of each algorithm is explained
below:

Original image
with Gaussian
noise

Salt and Pepper Noise:
Salt and pepper noise represents itself as randomly
occurring white and black pixels. Salt and pepper noise
is an impulse type of noise, which is also referred to as
intensity spikes. This is caused generally due to errors in
data transmission. An image containing salt-and-pepper
noise will have dark pixels in bright regions and bright
pixels in dark regions. The probability of each is
typically less than 0.1. The salt and pepper noise is
generally caused by malfunctioning of pixel elements in
the camera sensors, faulty memory locations, or timing

Decimation by averaging (4 connectivity) method-1:
Consider the low resolution image g (i, j ) which is
having the size of mxn where i=1,2,3…….m and
j=1,2,3……n are the low resolution intensity values. For
a decimation of ‘q’, the high resolution image f (k,l) will
be of size qmxqn. The forward process of obtaining
g(i,j) from f(k,l) is given by
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g (i, j ) =

1 qi +1 qj +1
∑∑ f (k , l )
4 k =qi l =qj

g (i, j ) =

1 qi qj +1
∑ ∑ f (k , l )
4 k =qi −1 l =qj

Where ‘q’ is decimation factor.

Where ‘q’ is decimation factor.

The decimated image or low resolution image can
be obtained by averaging of the pixels as given in the
equation.

Ex: Let us consider an example of decimation of 4x4
matrix into 2x2 matrix by averaging (4 connectivity)
with decimation factor of 2:

If we want to assign a particular pixel value in the
low resolution image then the average of 4 pixels around
it can be taken from the same pixel position in the high
resolution image. This can be repeated for assigning of
all the values in the low resolution image.
Ex: Let us consider an example of decimation of 4x4
matrix into 2x2 matrix by averaging (4 connectivity)
with decimation factor of 2:

Decimation by averaging (4 connectivity) method-4:
Consider the low resolution image g (i, j ) which is
having the size of mxn where i=1,2,3…….m and
j=1,2,3……n are the low resolution intensity values. For
a decimation of ‘q’, the high resolution image f (k,l) will
be of size qmxqn. The forward process of obtaining
g(i,j) from f(k,l) is given by

Decimation by averaging (4 connectivity) method-2:

g (i, j ) =

Consider the low resolution image g (i, j ) which is
having the size of mxn where i=1,2,3…….m and
j=1,2,3……n are the low resolution intensity values. For
a decimation of ‘q’, the high resolution image f (k,l) will
be of size qmxqn. The forward process of obtaining
g(i,j) from f(k,l) is given by

g (i, j ) =

1 qi +1 qj
∑ ∑ f (k , l )
4 k =qi l =qj −1

Where ‘q’ is decimation factor.
Ex: Let us consider an example of decimation of 4x4
matrix into 2x2 matrix by averaging (4 connectivity)
with decimation factor of 2:

1 qi qj
∑ ∑ f (k , l )
4 k =qi −1 l =qj −1

Where ‘q’ is decimation factor.
Ex: Let us consider an example of decimation of 4x4
matrix into 2x2 matrix by averaging (4 connectivity)
with decimation factor of 2:
Decimation by averaging (8 connectivity):
Consider the low resolution image g (i, j ) which is
having the size of mxn where i=1,2,3…….m and
j=1,2,3……n are the low resolution intensity values. For
a decimation of ‘q’, the high resolution image f (k,l) will
be of size qmxqn. The forward process of obtaining
g(i,j) from f(k,l) is given by

Decimation by averaging (4 connectivity) method-3:
Consider the low resolution image g (i, j ) which is
having the size of mxn where i=1,2,3…….m and
j=1,2,3……n are the low resolution intensity values. For
a decimation of ‘q’, the high resolution image f (k,l) will
be of size qmxqn. The forward process of obtaining
g(i,j) from f(k,l) is given by

g (i, j ) =

1 qi +1 qj +1
∑ ∑ f (k , l )
9 k =qi −1 l =qj −1

Where ‘q’ is decimation factor.
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Ex: Let us consider an example of decimation of 4x4
matrix into 2x2 matrix by averaging (8 connectivity)
with decimation factor of 2:

Consider an example of matrix 2x2 with the
interpolation of averaging by 2, which gives 4x4 matrix
as shown below:

B). Interpolation through Replication:
When an image has fine details, it may not be
possible to examine the detail easily in a standard
display on a monitor. In such cases, the zooming
operation helps to view fine details in the image. An
image can be expanded by the zooming operation.
Zooming is equivalent to holding a magnifying glass in
front of the screen. The simplest zooming operation is
through ‘replication’ of pixels. The principle of
replication is ‘for every pixel of the image, put the same
value of the pixel in a grid of MxN pixels’. The result
obtained will be of 2Mx2N pixels. This is dramatically
shown below with zooming factor 2:

3.3 Interpolation Algorithms:
Interpolation is the process by which a small image
is made larger. Software tools stretch the size of the
image and generate pixels to fill in the blanks.
Interpolated images produce smoother lines and a better
large print than if the original, small image was simply
printed large. Image interpolation tools enable low mega
pixel count digital camera owners (or small format film
camera owners) to print BIG pictures with excellent
results. There are various interpolation algorithms are
available in that Linear Interpolation and Interpolation
through Replication are explained here as follows:
A). Linear Interpolation:
Interpolation is way through which images are
enlarged. There are many different types of interpolation
methods, each resulting in a different? look? to the final
picture. Thus, it is best if the quality, or visible
distinction for each pixel, is retained throughout the
enlargement process. Linear Interpolation is a first order
hold where, first the pixels are added along a row and
then pixels along each column are added. For example,
for 2x2 magnification, linear interpolation along rows
gives

The main drawback of pixel replication is
‘pixelisation’. Pixelisation can be defined as the stairstepped appearance of a curved or angled line in digital
imaging. The pixelisation effect is visible if the
enlargement of the digital image is too much and pixels
become obvious. To overcome the problem of
pixelisation, the adaptive zooming methods are applied.
3.4 Peak signal to noise ratio (PSNR): Performance
Analysis

v1(m,2n) = u(m,n),

The peak-signal to noise ratio is abbreviated as
PSNR is defined as the ratio between signals maximum
power and the power of the signals noise. The PSNR is
commonly used to measure the quality of the
reconstructed images which have been compressed.
Each picture element is called as pixel which has color
value that can change when an image is compressed and
then uncompressed. Signals can have a wide dynamic
range, so PSNR is usually expressed in decibels. The
signal in this case is the original data and the noise is the
error which is introduced due to compression. If the
compressed image is closer to original image means
which have lower PSNR ratio.

1 ≤ m ≤ M − 1,1 ≤ n ≤ N − 1

v1(m,2n+1) =

1
⎡u ( m, n ) + u ( m, n + 1) ⎦⎤ ,
2⎣
1 ≤ m ≤ M − 1, 0 ≤ n ≤ N − 1

Linear Interpolation of the preceding along columns
gives the result as,
v(2m,n) =v 1(m,n)
v(2m+1,n) = 1 ⎡ v1 ( m, n ) + v1 ( m + 1, n ) ⎤
⎦
2⎣
1 ≤ m ≤ M − 1,1 ≤ n ≤ N − 1
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The PSNR most easily defined via the mean square
error (MSE) for two matrices I and K having dimension
of m X n.

V. RESULTS
The experimental results for Decimation method-1
and Interpolation algorithms with noise are shown
below:

The MSE can be expressed as,
MSE =

1 m −1 n −1
∑ ∑ ⎡ I ( i, j ) − K (i, j ) ⎦⎤
mn i = 0 j = 0 ⎣

2

Case I:

The PSNR defined as,

⎛ MAX I ⎞
PSNR = 20log10 ⎜
⎟
⎝ MSE ⎠
Where I and K represents the matrices that
represent the images being compared. The two
summations are performed for the dimensions ‘i’ and ‘j’
therefore I (i, j) represents the value of pixel (i, j) of
image I. The PSNR is expressed in decibels. Typically
values for the PSNR in lossy image and video
compression are between 30db and 50db. Acceptable
values for wireless transmission quality loss are
considered to be about 20db to 25db.

Fig 5.1: Original image with
Gaussian noise (512x512)

Fig 5.2: Output image of
Decimation by 2 with
Gaussian noise (256x256)

IV. SYSTEM IMPLEMENTATION
The proposed system is implemented in GUI with
the help of guide which is shown in fig 4.1. The detailed
description is explained below:

Fig 5.3: Output
image of
Decimation by 4
with Gaussian
noise (128x128)

Fig 5.4:
Output
image of
Decimatio
n by 8
with
Gaussian
noise
(64x64)

Fig 5.5:
Output
image of
Decimati
on by 16
with
Gaussian
noise
(32x32)

Fig 5.6:
Output
image of
Decimati
on by 32
with
Gaussian
noise
(16x16)

Fig 4.1 GUI guide for proposed system
Here the image is selected either from library or
from camera and then one of the various noises is added
with the slider value to get the noisy image. The system
also consists of popup menus to select decimation and
interpolation algorithms. Once the low resolution image
is obtained then different interpolation algorithms are
applied to get the high resolution image. Finally
PSNR/MSE is calculated by comparing with the original
image to know the efficiency of the proposed system.

Fig 5.7: Input image of
Decimation by 2 with
Gaussian noise
(shown in fig:5.2)
(256x256)

Fig 5.8: Linear Interpolation
by 2 (512x512)
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Fig 5.9: Repplication by 2
Fig 5.10: Replication
R
byy 4

(512
2x512)

(1024x1024)
Tabulation fo
or PSNR valuees:
Table 5.1:
5 Tabulation for PSNR(db)) values
SI.No

Deecimation
factor

1.
2.
3.
4.
5.

2
4
8
16
32

PSNR for
Linear
I
Interpolation
29.9412db
24.6371db
24.5350db
24.7669db
24.9055db

PSNR for
Replication
31.0317db
29.3503db
28.1133db
26.9377db
25.7655db

Fig 5.122: Performancee Analysis of Replication
R
withh Salt
andd pepper noisee
VI. CONCLUSION
In thhis paper, the vvarious decimaation algorithm
ms are
designedd and implem
mented which
h can be useed to
compresss the informattion which is very
v
helpful for
fo the
communnication purposse. At the receeiver the decim
mated
images are interpolateed by using various Interpoolation
ms to get bacck the originaal information. The
algorithm
performaance analysis (PSNR
(
and MSE)
M
is calculatted to
know the error betweenn the input andd output images.
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Comparative Study of Morphological Edge Detection
Using Multi- Structural Elements
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Abstract - In image processing and computer vision, the area of feature interaction and detection of images are refer to the
algorithms which used the terminology i.e. edge detection. The aims of these algorithms to identifying points which are used to
change the brightness sharply or more formally have discontinuities of an image. The detection of edge is used to find the
discontinuities in surface orientation, changes in the properties of material, variations in scene illumination and discontinuities in
depth. Different images are generally corrupted form different types of noises. So the new technique is used to suppressed the noise
from image is Mathematical Morphology. Mathematical Morphology is a new technique to detect the edges of image. It is a
technique and theory for processing and analysing of geometric structure which is based on set theory. In this paper, different size of
structuring element is implemented on different images. Hence it can be realized that enhancement of image and detection of edge
can be done by using Mathematical Morophology and compare the results with traditional edge detection techniques.ie sobel
operator,Perwitt edge detector,Laplician of Gaussian edge detector and Canny edge detector
Keywords - Mathematical Morophology,structuring element,sobel edge detector,canny edge detector,perwitt edge detector, laplician
of Gaussian edge detector.

I.

II. TRADITTIONAL METHOD OF EDGE
DETECTION

INTRODUCTION

The detection of edge is a fundamental tool or
important work for object recognition and to any vision
system. It is an essential processing step and do provide
the strong visual clues for help the image
recogenition.In the application of image processing, by
using the edge detection techniques, the information
about images and frames can be obtained. Mathematical
morphology is a tool which can be used to process and
analyses the images by extracting image components
that are useful in region shape such as boundries,
skeleton and convex hulls.This techniques was
originally developed by Matheron and Serra at Ecole
des mines in Paris.[1].In the mathematical morphology
,the simple expanding and shrinking operations are
performed by different morphological operators. The
language which is used in mathematical morphology is
set theory. Mathematical Morphology examines the
geometrical structural of an image by probing it with
small pattern called structuring element. [1].In this
paper, 3*3, 5*5 & 7*7 structuring element are used in
eight directions of an image which provides the better
results of edge detection than traditional methods.

A. Sobel Operator
The technique of edge detection is sobel operator
which is used in image processing. The sobel kernals are
more suitable to detect edges along horizontal axis (180
degree) and vertical axis (90 degree)[2]The sobel
operator uses 3*3 kernals which are convolved with
original image.
B. Canny Edge Detection
This edge detection technique was developed in
1986 by John F.Canny .The algorithm which is used in
the edge detection i.e. multistage algorithm. It is used to
detect a wide range of edges in images .Reduction of
noises and non –maximum suppression in an images are
the stages of canny algorithm.
C. Perwitt Edge Detection
This detection method is the one of the best
understandable and oldest method of edge detection in
an image. The strength of edge is the square root of sum
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of square of two derivatives at given location of an
image.

IV. ALGORITHM USED FOR EDGE
DETECTION

D. Robert Edge Detection Method
This detection method is used due to its simplicity
and speed for the detecting edges of an image. This
method is one of the oldest method and frequently used
in hardware implementation.
E. Laplacian of Gaussian edge Detector
This method of edge detection was invented by Marr
and Hildrethin 1980[1].It is used for testing wider area
around the pixel and detect the correct edge places in an
image. The drawback of this technique is it cannot able
to find edge orientation due to the use of laplician
filter.
III. MATHEMATICAL MORPHOLOGY
Mathematical Morphology is one of the most
productive area in image processing.[19].The set theory
is used as the content of Mathematical Morophology.It
enhances an input image s by using the structuring
elements as a special mask filter It can of different
shapes and different sizes(diamond, circle ,square)
Main Morphological Operators are as follows:
A. Dilation
The window which is defined in dilation having the
maximum value. As the result, the image which is
obtained after dilation is brighter and its intensity is also
increased.
B. Erosion
The window which is used in erosion is of
minimum value. Erosion is just opposite to dilation.The
image after erosion will be darker than the original
image. Erosion makes the image thins or shrinks.

V. IMPLEMENTATION OF METHOD
1) First step is to take the different images.
2) Then use the different structuring elements for
different images which are given below:

C. Opening and Closing
Dilation and Erosion are formed by using both
parameters i.e. opening and closing .When image is
open, the image will be eroded and then dilation
operator is used. In closing the image .the image will be
dilated and then eroded operator is used.

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

44

Comparative Study Of Morphological Edge Detection Using Multi- Structural Elements

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

45

Comparative Study Of Morphological Edge Detection Using Multi- Structural Elements

3) When the implementation of above all the
structuring elements is done ,
4) Apply morphological operators i.e. dilation and
erosion.
5) Find the edges by taking difference between dilated
and eroded image (in all directions).
6) After that take the average of all the resultant
images i.e. suppose in case of 1st method Se1 + Se2
+Se3 +Se4 / 4
7) Similarly, find the edges for all the methods of an
image.
6) Dilate the image if there is any line spacing
between the image edges.
6) Increase the intensity of the image as per
requirement.
7) Display the results.
8) At last, compare the result with the traditional
techniques of edge detection.
V1. RESULTS
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Second image- building
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VII. CONCLUSIONS

[9]

It is concluded that detection of edge using
mathematical morphology is more efficient than
traditional methods .The structuring elements are used
in this paper are 3*3, 5*5 and 7*7 with mathematical
morphology operator for the better results in edge
detection of an image .The main benefits of using
mathematical morphology are interpretation,direct
geometric, efficiency in hardware implementation and
its simplicity .
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Morphology from High Resolution Image”,
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Abstract - Device Language Message Specification (DLMS) is an application layer protocol designed to support messaging to and
from energy distribution devices in a computer integrated environment. COSEM, the Companion Specification for Energy Metering,
addresses the meter as an integrated part of a commercial process, which starts with the measurement of the delivered product
(energy) and ends with the revenue collection. The DLMS/COSEM specification specifies a data model and communication
protocols for data exchange with metering equipment. Communication with electricity metering equipment using the COSEM
interface classes is based on the client – server paradigm, where the Meter plays the role of server and the client is a Meter Reading
Instrument. Different types of communication media are used to retrieve parameters from energy meter. This paper aims to establish
a communication with energy meter by using DLMS/COSEM and access meter data with TCP/IP based communication media.
Keywords - DLMS, COSEM, OBIS, IEC62056, Logical Device, Interoperability.

I.

INTRODUCTION

An energy meter is a device that measures the
amount of electrical energy supplied to a residential or
commercial building. The most common unit of
measurement made by a meter is the kilowatt hour,
which is equal to the amount of energy used by a load of
one kilowatt in one hour.
Standardization of a
messaging system - DLMS originally stands for
Distribution Line Message specification is one of the
most important events in the meter communications
domain. The existence and the growing popularity of
this standard clearly shows that the Energy Industry is
beginning to recognize the importance of a nonproprietery,
internationally
standardized
communications protocol for its own needs.
Device Language Message Specification (DLMS) is
comparable to a set of rules or a common language, on
which the various operators have agreed. The DLMSprotocol enables the integration of energy meters with
data management systems from other manufacturers.
Companion Specification for Energy Metering
(COSEM) is an interface model of communicating
energy metering equipment, providing a view of the
functionality available through the communication
interfaces. The DLMS/COSEM [1] specification
specifies a data model and communication protocols for
data exchange with metering equipment. Fig. 1 the three
steps approach of DLMS Modelling – Messaging –
Transporting.

Fig. 1 : The three steps approach of DLMS Modelling –
Messaging – Transporting


Step 1, Modelling: This covers the data model of
metering equipment as well as rules for data
identification. The data model provides a view of
the functionality of the meter, as it is available at its
interface(s).
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Step 2, Messaging: This covers the communication
services and protocols for mapping the elements of
the data model to application protocol data units
(APDU)[1].



Step 3, Transporting: This covers the services and
protocols for the transportation of the messages
through the communication channel.

designed so that with them the entire range of products
(from residential, commercial, industrial and
transmission & distribution applications) can be
covered. The choice of the subset of ICs used to build a
meter, and the instantiation and implementation of those
ICs are part of the product design and therefore left to
the manufacturer. The concept of the standardized
metering interface class library provides the different
users and manufacturers with a maximum of diversity
without having to sacrifice interoperability.

Step 1 specifies the COSEM interface classes (ICs),
the OBIS object identification system, and the use of
interface objects for modelling the various functions of
the metering equipment. Step 2 and 3 are specifies
communication profiles for various communication
media and the protocol layers of these communication
profiles. The top layer in any profile is the COSEM
application layer. It provides services to establish a
logical connection between the client and the server(s).
It also provides the xDLMS messaging services to
access attributes and methods of the COSEM interface
objects. The lower, communication profile specific
protocol layers transport the information.

Recent technology developments enable to build
intelligent metering equipment, capable of capturing,
processing and communicating this information to all
parties involved. Further analysis of this information, for
the purposes of billing, load, customer and contract
management, it is necessary to uniquely identify all data
collected manually or automatically, via local or remote
data exchange, in a manufacturer independent way. The
definition of such identification codes is termed as OBIS
codes.
Various communication media are used to
communicate with the Energy Meters such as TCP/IP,
Zigbee, RS232, Optic Fiber and GSM/GPRS based
modem etc. through which we can retrieve the various
parameters from Energy meter. There is a two way
communication establishment between Meter and PC
through TCP/IP based wired and wireless
communication media. W2150/2250 Plus wireless
device servers are used for connecting serial devices
such as meters to an IP-based wireless LAN or Ethernet
LAN. A software will be able to access the serial
devices from anywhere over a local LAN, WLAN, or
the Internet. Moreover, the WLAN environment offers
an excellent solution for applications in which the serial
devices are moved frequently from place to place.

International Electrotechnical Commission (IEC) is
standardizing DLMS to provide –a 'common language'
for all kinds of communicating applications of the
Energy Industry: The main objective is to ensure
interoperability of meters and other communications
equipments (metering data concentrators, etc.) of a
meter communications network, built on the DLMS
basis. At the same time DLMS based communication is
simple enough – it should be implemented in meters,
which generally do not have a lot of resources -,
independent on the metering application - open for new
applications - and also independent on the
communications medium.
COSEM, the Companion Specification for Energy
Metering, addresses these challenges by looking at the
meter as an integrated part of a commercial process,
which starts with the measurement of the delivered
product (energy) and ends with the revenue collection.
The meter is specified by its “behaviour” as seen from
the utility's business processes. The formal specification
of the behaviour is based on object modeling techniques
(interface classes and objects). The specification of
these objects forms a major part of COSEM. The
COSEM server model represents only the externally
visible elements of the meter. The client applications
that support the business processes of the utilities,
customers and meter manufacturers make use of this
server model. The meter offers means to retrieve its
structural model (the list of objects visible through the
interface), and provides controlled access to the
attributes and specific methods of these objects. The set
of different interface classes (ICs) form a standardized
library from which the manufacturer can assemble
(model) its individual products. The elements are

II. IEC OVERVIEW
The IEC (International Electro technical
Commission) is a worldwide organization for
standardization comprising all national electro technical
committees (IEC National Committees). IEC62056 is a
set of standards for Electricity metering – Data
exchange for meter reading, tariff and load control by
International Electrotechnical Commission. The
IEC62056 standards are the International Standard
versions of the DLMS/COSEM specification. The object
of the IEC is to promote international co-operation on
all questions concerning standardization in the electrical
and electronic fields. The IEC collaborates closely with
the International Organization for Standardization (ISO)
in accordance with conditions determined by agreement
between the two organizations.
This IEC 62056 describes hardware and protocol
specifications for local meter data exchange. DLMS
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Metering Communication Protocol, standardized under
the IEC-62056 series.


IEC62056-53: COSEM Application Layer [5]:
handle Meter data and perform the basic functions
of data set/get/action operations in the Meter.



IEC62056-62: Interface Classes[ 4]: This
specification defines the standard Interface
Classes[3] which can be used to represent all
possible kinds of Meter Data. Using this
specification meter data is abstracted into high-level
objects, which can then be operated upon by the
protocol stack.



IEC62056-61: OBIS- Object Identification System
defines a standard list of Meter data object
identifiers in the form of a 6 character code for each
object. This list is maintained by the DLMS-UA



IEC62056-21: Direct Local Data Exchange



IEC62056-46: HDLC Data link Layer: HDLC
defines a standard Data link layer performing the
functions of low-level addressing, data integrity
checks, data sequencing, segmentation and
assimilation, link-level handshaking, data-flow
control etc.

of different makes and the capability of the metering
equipment to exchange data with different type of data
collection systems. In the DLMS/COSEM environment,
interoperability and interconnectivity is defined between
client and server APs. A client and a server AP must be
interoperable and interconnectable to ensure data
exchange between the two systems. Fig. 2 shows the
interoperability between different energy meters.
Interoperability ensures,


Any system can read any meter



Any meter can be read by any system



No special involvement of vendors



To achieve interoperability we need standards and
DLMS is the most popular metering standard.

III. CATEGORIES OF ELECTRICITY METER
Three categories of electricity meters have been
selected for compiling comprehensive list of metering
parameters with their data identifiers has required for
data network in India for COSEM procedure and
services. The meters complying with this specification
shall be considered as servers in a data network.

Fig. 2 Interoperability

1) Category A [6] Meter: This meter is identified for
use at sub-station feeders and Distribution Transformer
Centres. The parameters listed for this category is for
“Energy Accounting and Audit” purposes.

IV. DLMS/COSEM COMMUNICATION
DLMS is an object oriented application model. It
makes use of a method called ‘abstract object modelling'
in order to fully describe the DLMS device model and
the DLMS service procedures. This secures that the
energy supplier gets the full advantage of the meter
functions.

2) Category B Meter: This meter is identified for use
at Meter Banks and Network boundaries. The
parameters listed for this category is for import / export
of energy. This meter is also suitable for Availability
Based Tariff (ABT) regime.

COSEM, the Companion Specification for Energy
Metering, addresses challenges by looking at the meter
as an integrated part of a communication system which
requires the ability to convey measurements of the
delivered product (energy) from the diverse points
where these measurements are made to the business
processes which use them, over a variety of connecting
media. Using object modelling techniques established in
the world of information science the data to be supplied
by the meter is defined in a standard way that is
accessible to the utility's business processes and relevant

3) Category C Meter: This meter is identified for use
at HT (PT and CT operated) and LT [6] (CT operated)
consumers. The parameters listed for this category is for
import / export of energy. For consumers who also
supply energy to grid the category B Meter is
recommended.
Interoperable software which is compactable for all
categories of electricity meters irrespective of the
manufactures. The interoperability is the capability of
the data collection system to exchange data with meters
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parts of its behaviour are similarly represented, while
the communications is defined following the Open
Systems Interconnection that is fundamental to the
telecommunications world. The formal specification of
interface classes and objects, which enables this, forms a
major part of COSEM.
DLMS/COSEM defines an interface model, valid
for all kind of energy types, like electricity, gas, water,
heat etc. Each interface object has a unique standard
identifier, identifying the data on the display and over
the communication line. This model is completely
independent from the protocol layers used for
transporting the data. It supports innovation and future
evolution by allowing manufacturer specific instances,
attributes, methods, and the possibility to add new
interface classes and versions without changing the
services to access the objects, thus maintaining
interoperability. Fig .3 shows the DLMS/COSEM
specification.

Fig. 4 : The COSEM Server Model
1) The Physical Device: The Physical device which is
our Energy Meter has ability to support one or more
communication profiles depending on the customer
requirement. Currently, the Standard specifies two
profiles: the 3-layer, connection oriented HDLC-based
profile, and the TCP-UDP/IP based profile with physical
address.
2) The Logical Device: A physical device hosts single
or multiple Logical Devices. Each logical device models
a specific functionality of the physical device. For
example, in a multi-energy meter, one logical device
could be an electricity meter, another, a gas-meter etc.
The COSEM logical device contains a set of COSEM
objects. Each physical device shall contain a
“Management logical device”.
Each logical device has an address, called the
logical device address. The addressing of COSEM
logical devices shall be provided by the addressing
scheme of the lower layers of the protocol stack used.
The COSEM logical device can be identified by its
unique COSEM logical device name. The logical device
name is defined as an octet -string of up to 16 octets. In
order
to access COSEM objects in the server, an
application association (AA) shall first be established
with a client. The management logical device is a
mandatory element of any physical device.

Fig. 3 : DLMS/COSEM specification
A. The COSEM Server Model

According to the Standard, all physical devices
have to host a special logical device called the
management logical device, with the predefined address
0x0001. The management logical device itself may
contain a lot of information but, at the minimum, it has
to contain a description of all the logical devices
available in the physical device, with their logical
addresses and names.

The COSEM model represents the meter as a
server, used by client applications that retrieve data
from, provide control information to, and instigate
known actions within the meter via controlled access to
the attributes and specific methods of objects making up
the server interface. This client may be supporting the
business processes of utilities, customers, meter
operators, or meter manufacturers. Fig. 4 shows the
COSEM Server Model. The COSEM server is
structured into three hierarchical levels,


Physical device



Logical device



Accessible COSEM objects

3) Accessible COSEM objects: A logical device is a
container for COSEM objects. A COSEM [1] object is
simply a structured piece of information with attributes
and methods. All objects that share the same structure
are of the same COSEM Interface class. There are many
COSEM Interface classes (about 50) because there are
many objects kinds. Since a logical device may contain
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many objects of different classes, then how do we
identify the information that we are interested in? This is
possible because, by definition, the first attribute of each
object is its Logical Name.

1) The physical layer: The lowest layer is the physical
layer. It is a serial cable between a COM port of our PC
and the appropriate connector of our meter. The
connection between the two peer layers is accomplished
by mechanically connecting the two sides.

B. COSEM Interface Classes

2) The HDLC layer: HDLC [2] layer corresponds to
the layers 2 to 4 of the OSI model. The HDLC layer is
connection oriented. It means that the peer HDLC layers
must first build a logical connection with each other by
exchanging and negotiating some connection parameters
(as handshaking between client and server). The data
elements exchanged by the HDLC peer layers are called
HDLC-frames.

The standardized objects and interface classes (ICs)
form an extensible library from which the manufacturer
can assemble (model) its products according to national
specifications or contract requirements. COSEM
interface classes (ICs) [1] are used to create interface
objects – instantiations of the ICs – are used for
communication purposes. Data collection systems and
metering equipment from different vendors, following
these specifications, can exchange data in an
interoperable way.

In HDLC layer, the client address is always 1 byte,
the server address consists of two parts and there are
three variants:

COSEM interface classes (ICs) gives interface
objects which contains attributes and methods.
Attributes represent the characteristics of an object. The
value of an attribute may affect the behaviour of an
object. The first attribute of any object is the
“logical_name”. It is one part of the identification of the
object. An object may offer a number of methods to
either examine or modify the values of the attributes.
Objects that share common characteristics are
generalized as an IC, identified with a class_id. Fig. 5
shows an interface Class and its Instance.



One byte addressing: There is just an upper
address. It is a byte value.



Two bytes addressing: There is an upper
address of 1 byte and a lower address of 1 byte.



Four bytes addressing. There is an upper
address of 2 bytes and a lower address of two
bytes.

3) The Application layer: The last layer of the 3-layers
profile is Application layer. After having connected the
physical layer and the HDLC layer, we have to connect
the Application layer. After the connection is
established successfully it will associate with the meter
according to the type of client. Therefore, to establish an
association, we send an Association request and expect
an Association response. Then, if the association has
been correctly established, we continue to send requests
and receive responses until we are finished. Finally, we
release the association by disconnecting the HDLCLayer.

Fig. 5 : An interface Class and its Instance
V. THE CLIENT-SERVER MODEL
The data exchange between host and the meter uses
the client-server model, where the Metering Equipment
plays the role of server and the client is a Meter Reading
instrument. Fig. 6 shows Client Server model for
DLMS communication.
Communication profiles comprise a number of
protocol layers. Each layer has a distinct task and
provides services to its upper layer and uses services of
its supporting layer(s) The 3-layers profile[2] are
Physical layer, the HDLC layer and the Application
layer.

Fig. 6 Client/Server relationship and protocol
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VI. ACCESS METER DATA WITH
BASED COMMUNICATION MEDIA

Networks. Fig. 8 shows Two-way communication set
up using Wireless LAN.

TCP/IP

TCP/IP is usually found on Ethernet, but it can be
used on other networks as well. This smart electric
meter has been designed to work over any Internet,
LAN or WAN [4] connection. The meter data (energy
register, load profiles) will be transmitted in transparent
mode via different interfaces. The data can be sent
through the Ethernet LAN. It’s also possible to collect
the data by means of wireless media, such as Wireless
LAN. Local area networks (LANs) have become a
major tool to many organizations in meeting data
processing and data communication needs. Prior to the
use of LANs, most processing and communications
were centralized; the information and control of that
information were centralized as well. Now LANs
logically and physically extend data, processing and
communication facilities across the organization.

Fig. 8 Two-way communication set up using Wireless
LAN

1) Ethernet LAN: Local area networks (LANs) have
become a major tool to many organizations in meeting
data processing and data communication needs. TCP
establish a connection oriented communication with
Energy Meter. We must assign a valid IP address
(192.168.126.254) to the NPort(virtual port) before it
will work with network environment. Network system
administrator should provide you with an IP address and
related settings for the network. The IP address must be
unique within the network; otherwise the NPort will not
have a valid connection to the network. An IP address is
a number assigned to a network device (such as a
computer) as a permanent address on the network.
Computers use the IP address to identify and talk to
each other over the network. Fig. 7 shows the
Communication establishment with Energy Meter
through Ethernet Adaptor (using TCP/IP Protocol).

P

VII. CONCLUSION
Device Language Message is the suite of standards
developed and maintained by the DLMS User
Association and has been co-opted by the IEC TC13
WG14 into the IEC 62056 series of standards.
International Electrotechnical Commission (IEC) is
standardized DLMS to provide –a 'common language'
for all kinds of communicating applications of the
Energy Industry. The interoperability of meters and
other communications equipments (metering data
concentrators, etc..) of a meter communications
network, built on the DLMS basis. At the same time
DLMS based communication is implemented in meters
are independent on the communication medium. By the
use of DLMS/COSEM protocol, we can establish a
communication with Energy Meter through DLMS
protocol and access meter data using TCP/IP based
communication media.
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Abstract - Objective of this paper is to investigate image processing directly in the compressed domain. Compressed domain image
processing provides a powerful computational alternative to classical (pixel level) based implementations. The field is just emerging
and the algorithms reported in the literature are mostly based on linear arithmetic operations between pixels. This paper focuses on
various operations on JPEG(Joint Photographic Experts Group)images in compressed domain (DCT domain) which reduces the
computation cost of performing reverse operations of JPEG (such as Inverse DCT, inverse Quantization Inverse Zigzag scan, inverse
Entropy). Various operations concentrated in this paper are pattern recognition, contrast enhancement etc. using some of the existing
algorithms
Keywords - JPEG image, compressed domain, DCT(Discrete Cosine Transform), Operations in compressed domain.

I.

lossy compression scheme for color and grayscale
images.

INTRODUCTION

An image may be defined as a two-dimensional
function, f(x,y), where x and y are spatial coordinates,
and the amplitude of f at any pair of coordinates (x,y) is
called the intensity or gray level of the image at that
point. When x, y, and the amplitude values of f are all
finite discrete quantities, we call the image a digital
image. The field of digital image processing refers to
processing digital images by means of a digital
computer [8].

Various steps taken by
JPEG technique to
compress/ decompress the image have been shown in
fig1.

The images are usually stored in compressed format
in order to minimize storage and transmission
bandwidth requirements. Image compression is a
technique to reduce redundancy of the image so that
storage space needed to store the image is minimized.
Compression may be lossy or lossless. Lossy
compression is used where minor (sometimes
imperceptible) loss of fidelity is acceptable to achieve a
substantial reduction in bit rate like in natural images
such as photographs. Lossless compression is preferred
for archival purposes and often for medical imaging
where in loss of image information is not acceptable [8].

JPEG compression algorithm divides the image into
8x8 sub images, or blocks, of pixels. Each block
produces a DCT array composed of 64 coefficients.
These 64-component vectors from the separate blocks
are compressed by a quantization step that places the
coefficients into a discrete set of bins. Following
coefficient computation, the bin numbers are
transmitted. Upon reception, the cosine coefficient is
approximated by the value at the middle of the bins.
DCT-based image compression schemes, such a JPEG,
rely on two techniques to reduce the data required to
represent the image. The first is quantization of the
input image's DCT coefficients; the second is entropy
coding of the quantized coefficients. Quantization is
defined as the process of reducing the number of
possible values of a quantity, thereby reducing the
number of bits needed to represent it. Entropy coding is
denoted as a technique by which the quantized data is

JPEG compression algorithm, established by the
Joint Photographic Experts Group (Wallace 1990,
Wallace 1991, Raoand Hwang 1996). The JPEG
compression standard found motivation in the rapid
growth of digital imaging applications, including
desktop publishing, multimedia, teleconferencing, highdefinition television (HDTV), and the increased need for
effective and standardized image compression. It is a
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represented as compactly as possible. Decompression is
the inverse process of the above described operations.

to recompress it back. Processing images in the
compressed domain means that there are fewer data to
process. JPEG has several modes of operation. For
simplicity we concentrate on the most popular mode,
known as baseline JPEG, Images and video are handled
nowadays to a great extent in compressed formats based
on block DCT transforms.

DCT is a sinusoidal unitary transform its been used
in digital signal and image processing and particularly in
transform coding systems for data compression/
decompression [9]. For DCT-based image compression,
which stands for the most popular compressed format at
present, the inverse DCT alone for a block of 8x8 pixels
would require 4096 multiplications and 4032 additions
in standard computation. For an image with standard
size of 512x512 pixels, there are 64x64 such blocks,
thus avoiding a IDCT would reduce the computation
cost to a greater extent.

III. IMPLEMENTATION
According to the DCT definition [13], one block of
8*8 pixels can be transformed into DCT domain via the
following equation:

So far for any kind of processing, images are
decompressed and then processing is done at pixel level.
This paper proposes the method to do the processing in
DCT domain in place of pixel level. Various algorithms
are being proposed by many researchers for working in
DCT domain.C. Podilchuk et al.[12] presented an
algorithm for Face recognition using DCT, Reeves et
al.[13]
presented
an
algorithm
for
texture
characterization. Martucci [14] given an algorithm to
resize an image in DCT domain using transform domain
filtering. J. Tang, [7] has given a contrast based image
fusion technique in the DCT domain. Daidi Zhong et
al.[1] has given an algorithm for pattern recognition in
compressed domain. Koji Kotani et al.[15] has presented
an algorithm for Face Recognition Using Vector
Quantization Histogram Method. Algorithm for video
and image extraction in DCT domain ca be found in
[16]

DCT cofts. are obtained by applying equation 1 on jpeg
images. Different operations can be done directly using
these cofts without decompressing the original image.
This paper mainly concentrates on the operations such
as pattern recognition, images extraction, contrast
enhancement etc.
3.1 Pattern Recognition in Compressed Domain
Pattern recognition is a method for finding the
patterns in an image which can be used to identify the
object present in an image.
Traditional pattern recognition methods are based
mostly on processing in the original picture domain,
compression is not taken into account. However, lossy
compression methods are highly optimized for
generating description of images in which highly
relevant perceptual information is preserved and all nonrelevant information is eliminated. In result the number
of bits for perceptual description is minimized

II. METHODOLOGY
There are two ways to process compressed images
as show in fig.2. One method is - decompress it and then
perform the operations on it in pixel domain and
recompresses it back, the second method says- directly
do the operation on image in compressed domain which
is the main aim of this paper.

In compression applications the DCT is quantized.
In image compression standards quantization is
preformed in very sophisticated way to optimize picture
quality, in our approach high quantization levels on the
equivalent 4x4 DCT block are used with scalar
quantization factor QP similar to the H.264 standard
Algorithm used
Input (JPEG Image of any size)
Step 1: Extract DCT cofts of the image.

For images stored in JPEG format, it is good to
process them directly in the compressed domain in order
to reduce the time needed to process data. This time
economy is due to the fact that it is no longer necessary
to decompress the image, to process it at pixel level and

Step 2: devide into block of 4*4
Step 3 : Perform quantization on each DCT block with
the help of quantization matrix given in fig 3.
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Step 4: Binarize the block co-efficient
the values in each block are made zero or one

i.e.

3.2 Contrast
Domain

for i=1 to block size

Enhancement

in

Compressed

Image enhancement involves processing an image
in order to make it satisfactory to viewers. In this paper
we have used a fast and accurate alternative
implementation in the compressed domain, to the
classical fuzzy image enhancement algorithm, based on
global threshold, which is usually performed at pixel
level. Such an algorithm can significantly increase the
computational efficiency in image processing algorithms
applied to a JPEG image, avoiding compression and
decompression prior and after the processing.

for j=1 to block size
if (x(i,j)>0)
x(i,j)=1;
else x(i,j)=0;
end
end
end

Contrast improvement is a basic point processing
operation aiming mainly to maximize (increase) the
dynamic range of the image. A higher contrast in an
image can be achieved by darkening the gray level in
the lower luminance range (typically under 0.5 on a
[0;1] scale) and brightening the ones in the upper
luminance range. This processing usually implies the
use of a non-linear function; a typical form of such a
function could be the one presented in Figure 5. A
possible mathematical expression of such a nonlinear
function, Int :[0;1] [0;1] , is as follows:

Step 5: Match each binarized block of image with any
of the 4 patterns given in Fig 4
`If match found
Then set the block to 1
else
set to 0.
Output (Different patterns of the image)
By applying this algorithm on image we can get a
pattern which depicts content of the image, which can
further be used for recognition or extraction of the
object. We have used the algorithm proposed by Daidi
Zhong, Irek.Defée in [1] for this purpose.

(2)

(3)
The expression in (2) represents a well known
operator in the fuzzy sets theory, namely the
intensification (INT) operator; when applied on digital
images, it has the effect of contrast enhancement.
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.
Fig 6 (a)

Input image

(b) output image

By comparing the images from fig 7(a) and (b) we
can clearly see the difference in original image (a) and
the contrast enhanced image (b)

(4)
Algorithm used
Input (JPEG image of any size)
Step 1:

Extract DCT cofts of the image

Step 2: Divide into block of 4*4Find the average AC
coefficients of the block by using equation 3. Where
EAC represents the average of Ac coefficients
Step 3: Set a threshold value ‘e’ according to image
type.
If EAC < e

Fig 7. (a)Input image

(b) enhanced mage

Goto step 4
V. CONCLUSION
ENHANCEMENT

Else
Goto step 5
 Get square luminance[11] by using the
equation 4
in

FUTURE

Algorithms have been implemented to process the
image directly in compressed domain. It minimizes
computation cost and usage of buffer for processing.

Step 4: Process the block in compressed domain

Step 5: Process
the
block
domain by using equation 2.

AND

In the Contrast enhancement algorithm used[3] in
this paper fully decompresses a block of an image
whose value is greater than the threshold
.This
limitation can be further improved by using mean of the
DC coffts which is given in [2]. .The authors will be
working in this direction.

decompressed

Output (Enhanced image)
Thus by applying this algorithm on entire image we
get contrast enhanced image and we have used
algorithm proposed by Camelia Popa et. al in [3] for
contrast enhancement.
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Abstract - This paper presents Design of Discrete-Time Sliding Mode controller for Modified Quadruple Tank Process Control
System. The new general form of plant model is developed for illustrating the highly flexible plant structure which can be adjusted
to many styles that are used for the propose of giving control system engineers experience with multivariable control system design.
This paper described about structure and physical properties of Modified Quadruple-Tank Process, Mathematical plant modeling,
Analysis of plant transfer matrix characteristic and here it is proposed a new controller design based on “Sliding Mode Control
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I.

the actual system and causes practical problems.
Therefore, a robust controller is needed to stabilize these
types of systems for the entire range of expected
variations in the plant parameters.

INTRODUCTION

Most of industrial control problems are nonlinear
and have multiple controlled variables that are common
properties for the models of industrial processes to have
significant uncertainties, strong interactions, and nonminimum phase behavior so it is important for control
system engineer, chemical engineer to understand the
non-idealities of industrial processes by carrying out
experiments with a good laboratory apparatus [1]. A
Modified quadruple tank process was designed and
constructed to give control system engineers laboratory
experience with key multivariable control concepts. The
general form of plant model creating can keep the all
properties of existing quadruple tank about
multivariable zero locations and their directions of
transfer matrix G which have intuitive physical
interpretations in terms of how the valves γ1 and γ2 are
set [2].

The remainder of this paper is organized as follows:
Section 2 discusses the details of modified quadruple
tank system. In Section 3, the model development is
done. Section 4 represents the Design of Discrete time
sliding mode controller. Section 5 shows simulation
results followed by conclusion in Section 7.
II. MODIFIED QUADRUPLE TANK PROCESS
The modified quadruple tank process is a
combination of two double tank system is shown in
Fig.1.

One of the main problems with mathematical
models of physical systems is that the parameters used
in the models cannot be determined with absolute
accuracy. Inaccurate parameters can arise from many
different factors. The values of parameters may change
with time or various effects. These differences existing
between the actual system and system model is called
uncertainty [3][4].
However, the actual system parameters may change
during operation or the input signal takes too large. In
these cases, the linear model is no longer representing

Fig.1. Schematic diagram of Modified Quadruple
Tank Process System
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This setup consist of a water supply tank with two
variable speed positive displacement pump (capacity 0200V, 1ph) for water circulation fitted with flow
dampers, four transparent process tanks fitted with level
transmitters, rotameters. Process signals from the four
tank level transmitters are interfaced with computer.
Control algorithm running on the computer sends output
to the individual pump variable frequency drive through
interfacing units. Tank 1 and Tank 2 are mounted below
the other two tanks for receiving water flow by gravity.
Each tank outlet opening is fitted with a valve. The
connected valve between tank 1 and tank 2 combines
water flow path of tank 1 and tank 2. Both pumps 1 and
2 suction from the supply tank. Each pump is fitted with
an air cushioned buffer tank to dampen the flow
fluctuations from the metering pumps. Discharge from
pump 1 is split between tank 1 and tank 3 and flows are
indicated be rotameters 1 and 3. Similarly, pump 2 splits
its discharge between tank 2 and tank 4 and the split
flows are indicated by rotameters 2 and 4. Split of flow
from pump 1 and pump 2 can be varied by manual
adjustment of valves S1 and S2. Tank 1 and Tank 2 also
receive gravity flow from tank 3 and tank 4,
respectively. A connected valve V5 in fig. 1, it
combines the water flow path of tank1 with tank2.
Opening of these valves (V1, V2, V3, V4 and V5), and
the flow split valves (S1 and S2) can be manually
adjusted to substantially alter the characteristics of the
system. When the connected valve ratio βx take the
value over 0, it will create the interacting channel
between water process in tank1 and tank2. By the
interacting structure, we can assess the performance of
control system design in the interacting condition.

which are the % output from the controller. There are
four levels (h1, h2, h3 and h4) that are measured,
transmitted and are available on-line for the control
algorithm to make use of it.
Mass balance and Bernoulli’s law yield non-linear
plant equation as following [5][6].
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What makes the process more complicated is the
dependence of split valve opening. The split fraction of
flow from a pump going to the lower tank decreases
with increase in pump flow. This is a strong source of
non-linearity and the process initially starting in
minimum phase can transit to non-minimum phase
during operation. The Quadruple tank process has two
transmission zeros. The position of one of these zeros
depends on split fraction γ1 and γ2 in valves 1 and 2
respectively. The minimum and non-minimum phase
mode can be achieved as
Minimum Phase:

γ1 k p 1

=

u1(t) -

u2(t) -

β3 a

3

2gh3 (t)

𝐴

β4 a

4

𝐴

(3)

2gh4 (t)
(4)

A : Cross section area of tank= 30cm2
ai : Cross section area of the outlet hole (cm2)
ax: Cross section area of the connection hole between
tank1 and tank2
hi(t) : water level (cm)
uj(t) : Voltage input of pump (volt)
βi : Outlet valve ratio

1 < ( γ 1 + γ2 ) < 2

βx : connected valve ratio between tank 1 and tank2

Non-minimum Phase: 0 < ( γ1 + γ2 ) < 1

γj : Inlet valve ratio

III. MODEL DEVELOPMENT

For minimum phase: γ1 = 0.70 & γ2 = 0.60

The control objective of modified quadruple tank
system is to control water level in two lower tanks i.e.
tank 1 and tank 2.

For Non-minimum phase: γ1 = γ2 = 0.3
kpi : Gain of pump (cm3/volt/sec)

The process has two inputs – flow from pump 1
and pump 2. These are set by signal inputs u1 and u2,

g : Specific gravity = 981 cm/s2
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The pump generate a flow proportional to the applied
voltage:
qpump,j (t) = kpi . uj (t), [where j=1,2 & i =1,2]
The flow that split up by the valves to tank 1 is
γ1kp1u1(t), tank 2 is dynamics. γ2kp2u2(t), tank 3 is (1γ1)kp1u1(t), tank 4 is (1-γ2) kp2u2(t). Each of the valves
(V1, V2, V3, V4, V5, S1 and S2) has non-linear
characteristics and they interact to increase the order of
dynamics.
IV. DESIGN OF A DISCRETE-TIME SLIDING
MODE CONTROLLER

Fig. 2(a) Trajectories of a continuous-time VSV system.
(b) Trajectories of a discrete time VSC system

A. Discrete-time Sliding Mode Control

B. Linearization of the Modified Quadruple Tank
System

A discrete-time version of sliding mode control is
important when the implementation of the control is
realized by computers with a relatively slow sampling
period [7].

We represent the system by a state space form:
𝑋̇ = Āx + βu

Consider the following single input discrete-time
system:
x(k+1) = Ax(k) + bu(k)

y = Cx + Du

The System has ℎ̇= f (h, u), Where f is non-linear
function of water level h and the pump voltage u so we
have to linearize the system around the steady state ( h,
u ) for the state representation. From the aid of Taylor
series expansion, Linearizing the non-linear system has
represented by a state space system as following.

(5)

in which, x(k) is the state vector, u(k) is the control
input and A. b are system and input matrices of
appropriate dimensions, respectively. When a DSMC is
applied to this system, the state response of the system
can be separated into the Reaching Mode (RM), Sliding
Mode (SM), and Steady-State (SS) modes as shown in
Fig. 2. Fig. 2 (a) shows trajectories of a continuous-time
variable structure control (VSC) system, and Fig. 2 (b)
shows trajectories of a discrete-time VSC system. TypeI trajectory is an ideal trajectory, whereas type-P
trajectory represents the state motion for a practical
discrete-time VSC system [7][8]. The state trajectory of
a discrete-time VSC system moves monotonically
towards the switching plane and cross it in finite time.
Once the trajectory crosses the switching plane the first
time, it crosses the plane again in every successive
sampling period, resulting in a zigzag motion about the
switching plane. The size of each successive zigzagging
step is non-increasing and the trajectory stays within a
specified band called quasi-sliding mode (QSM) band
[7].
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Where the time constant:
1
Ti
1
Tx

=
=

βi ai
A

βx ax
A

g

2h , i = 1,…,4
i

g

2 h 1 − h 2

(7)

In equations (6) u represents the control input after
linearization of the system. This linear model is
subsequently discretized with sampling time τ =0.1 sec,
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u(k) = -(cTb)-1[cTAx(k)–cT x(k) + qτcTx(k) + ετ
sgn(cTx(k))]

which is suitably chosen to get the best system response
and minimum chattering. Thus, the continuous-time
system as given in (6) is converted to a discrete time
system

The response of the discrete VSC system as
x(k+1) = Ax(k) – b(cTb)-1[cT Ax(k) – cTx(k) + qτcTx(k)

x(k+1) = Ax(k) + bu(k)

+ ετ sgn (cTx(k))]

in which,
1
0.9941 1.0043 1.0042
1.0033
1.0043 0.9946
1
A=e =
1
1
0.9958
1
1
1
1
0.9967

−11.6106
−13.3414
b = Ā [A-I]β = −1.8533
−3.3234

(12)

E. Simulink Block Diagram of the overall Design of
Modified Quadruple ank system using DSMC

Āτ

-1

(11)

−12.6131
−12.0912
−2.6691
−2.0015

(8)

C. Switching Surface Design
After the linearization and discretization of the
system, the system states are made to confine to a
certain subspace of the state space termed as the
switching surface which is designed as follows:
S = CTx(k)

(9)

V. SIMULATION RESULTS

The desired eigen values in the sliding mode
according to [8] are chosen to be [-0.10, -0.36, 0 0] .
Using the pole-assignment method, the eigen values are
selected as [ -0.10, -0.36, 0.5, 0.5] for A-BK. Note that
the repeated eigen value λ=0.5 is used to replace two
zero eigen values of the system in the sliding mode [9].
With the help of MATLAB the state feedback gain
matrix K and the sliding matrix CT = K(A-λIn)-1 can be
obtained as
K=
And
CT =

6.884
−7.1795
−13.90
14.19

−7.1749 −7.8275
7.2097
7.8831

13.67
−14.02

14.99
−15.39

D. Formulation of the control law

7.3767
−7.6761

−14.98
15.28

Fig.4 Simulation result of the Linearized model of
modified Quadruple Tank System

Next step in the design of the DSMC is formulation
of the controller using Gao’s discrete time reaching law
as given below [2]:
s(k+1) – s(k) = -qτs(k) – ετ sgn(s(k))

(10)

ε > 0, q > 0, 1-qτ > 0
in which ε, q are non zero constants, and τ is the
sampling time. On substituting s(k), and hence s(k+1)
from (9), and x(k+1) from (8) in eqn. (10) and solving
for u(k) ,we get the discrete time sliding mode control
law as follows:

Fig.5 Simulation results of Discrete-Time Sliding Mode
Controller for minimum phase Modified Quadruple
Tank System
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Fig.6 Simulation results of Discrete-Time Sliding Mode
Controller for non-minimum phase Modified Quadruple
Tank System
VI. CONCLUSION
From the simulation result of linearized model we
conclude that The Modified Quadruple tank process
system is stable. Hence the process validation is done.
The step response of open loop system and DiscreteTime Sliding mode controller are compared for both
minimum phase and non-minimum phase system. And it
is improved by using DSMC. The DSMC controller be
suitably applied for both tank1 and tank2 and the
settling time are satisfied for both tanks. And the system
is stable using DSMC.
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Abstract - This paper is concerned with algebraic features based filtering technique, named as the adaptive statistical quality based
filtering technique (ASQFT), is presented for removal of Impulse and Gaussian noise in corrupted colour images. A combination of
these two filters also helps in eliminating a mixture of these two noises. One strong filtering step that should remove all noise at once
would inevitably also remove a considerable amount of detail. Therefore, the noise is filtered step by step. In each step, noisy pixels
are detected by the help of fuzzy rules, which are very useful for the processing of human knowledge where linguistic variables are
used. The proposed filter is able to efficiently suppress both Gaussian noise and impulse noise, as well as mixed Gaussian impulse
noise. The experiments shows that proposed method outperforms novel modern filters both visually and in terms of objective quality
measures such as the mean absolute error (MAE), the peak-signal-to-noise ratio (PSNR) and the normalized color difference (NCD).
The expectations filter achieves a promising performance.
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I.

removal. A possible solution is to apply two consecutive
filters to remove first impulse noise and then Gaussian
noise, or vice versa. However, the application of two
filters could dramatically decrease the computational
efficiency of the method which implies that this solution
could not be practical for real applications. Therefore, it
is more interesting to devise specific filters to remove
mixed noise. To date, a few methods in the literature are
able to approach this problem efficiently. The Adaptive
Nearest Neighbor Filter (ANNF) and its variants [4], [5]
use a weighted averaging where the weights are
computed according to robust measures so that impulses
that receive lower weights are reduced. The Fuzzy
Vector Median Filter (FVMF) [6] performs a weighted
averaging where the weight of each pixel is computed
according to its similarity to the robust vector median.
Another important family of filters are the partition
based filters [7], [8] that classify each pixel to be
processed into several signal activity categories which,
in turn, are associated to appropriate processing
methods. Other filters follow a regularization approach
[9] [10] based on the minimization of appropriate
energy functions by means of Partial Differential
Equations (PDEs).Wavelet theory has also been used to
design image filtering methods [11] [12] and the
combination of collaborative and wavelet filtering is
proposed in [13], [14]. In addition, other methods based

INTRODUCTION

Digital images are often corrupted by noise during
their acquisition and transmission. A fundamental
problem in image processing is to effectively suppress
noise while keeping intact the desired image features
such as edges, textures, and fine details. In particular,
two common sources of noise are the so called additive
Gaussian noise and impulse noise which are introduced
-during the acquisition and transmission processes,
respectively [1]–[3]. Noisy images can be found in
many today’s imaging applications. TV images are
corrupted because of atmospheric interference and
imperfections in the image reception. Noise is also
introduced in digital artworks when scanning damaged
surfaces of the originals. Digital cameras ma introduce
noise because of CCD sensor malfunction, electronic
interference or flaws in data transmission. cDNA
microarray image data contains imperfections due to
both source and detector noise in microarray
technology, etc. In the past years, many methods have
been introduced in the literature to remove either
Gaussian or impulse noise. However, not all methods
are able to deal with images which are simultaneously
corrupted with a mixture of Gaussian and impulse noise.
According to the above, the filter design is a
challenging task for mixed Gaussian-impulse noise
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Y(c) = s(c),

on Principal Component Analysis (PCA) [15] have been
studied.

nT(c),

The propose use a fuzzy representation. This leads
us to introduce the fuzzy filter group concept which we
use to devise a novel filtering procedure. The method
presented in this paper is based on well established
concepts. It uses fuzzy metrics [16], [17], which have
been proven to be efficient and effective for noise
detection [18] but, in this case, fuzzy metrics are applied
to build the fuzzy filter groups. The proposed method is
based on the consecutive application of a fuzzy rulebased switching impulse noise filter and a fuzzy average
filtering. Both steps use the same the Adaptive
Statistical Quality Based Filtering Technique (ASQFT),
which leads to computational savings. (i) ASQFT are
represented as fuzzy sets instead of crisp sets used in
[19] (ii) it employs a novel fuzzy method first to
determine the fuzzy filter group members and then to
assign their corresponding membership degrees, (iii) it
uses fuzzy rules to detect impulse noise pixels, and (iv)
it performs a fuzzy weighted averaging to generate the
output. Hence, the combination of these fuzzy
components is the main novelty of the proposed method.
Experimental results will show that the proposed
filtering technique exhibits competitive results with
respect to other state-of-the-art methods
II. STATISTICAL
NOISE

MODELS

OF

with probability (1-PI) (1)
with probability PI

and in the second approach the impulse noise corruption
of the color images in the RGB space is expressed by a
multivariate model.
Y(c) =

s(c),

nt(c),

with probability (1-P) 3
with probability 1-(1-P)3

(2)

Where S(c) and X(c) represent the original and the
observed pixel
(vector) values at coordinate c,
respectively , and the value of nT(c) and nt(c) is
generated by substituting at least one color component
of the pixel S(c) by distinct value ‘d’ in both (1) and
(2). In (1), PI is the impulse noise ratio; a factor r=0.5 is
used to simulate the channel correlation for each
corrupted pixel, namely if at least one of the three
components of the pixel is corrupted by the impulse
noise, its remaining noise free components will have a
50% probability to be corrupted. The second approach
(2) is a more generalized impulse noise model of color
images where P = PR = PG = PB is the impulse noise ratio
for each channel of a corrupted color image, assuming
that the image is corrupted by the impulse noise in a
channel independent manner. In (1) and (2) ,if d, the
component value of nt(c) or nT(c) equals the maximum
or the minimum value of the digital image (e.gg,, 255 or
0 for an 8- bit channel of the 24- bit color image in the
RGB space), the impulse noise is referred to as the salt –
and –pepper impulse . Each pixel of the image may be
corrupted by either the pepper or salt impulse with
unequal probabilities. However, if the amplitudes of the
impulse are distributed randomly with, e.gg, the uniform
or the Gaussian distribution, in the range of [0,255], a
more general type of the impulse noise is generated and
named as the random impulse noise.

IMPULSE

Color images may be contaminated by various
types of noise and impulse noise is the noise model
frequently used and reported in digital restoration
literature. Impulse noise corruption often occurs in
digital image acquisition or transmission process as a
result of photo-electronic sensor faults or channel bit
errors. Image transmission noise may be caused by
various sources, such as car ignition systems, industrial
machines in the vicinity of the receiver, switching
transients in power lines, lightning in the atmosphere
and various unprotected switches. This type of
transmission noise is often modeled as the impulse
noise.

In this paper, an Adaptive Statistical Quality based
Filtering Techniques (ASQFT) with a low
computational complexity is proposed for restoration of
digital color images corrupted by the impulse noise.
This technique uses a set of novel noise detection
criteria for detection of the corrupted pixels, which are
based on 2-D geometric and dimension features of the
noisy pixel or the noisy region of images. This is in
contrast with the traditional noise detection techniques
where only 1-D statistical information is used for
estimation of the noise ratio and the noise statistical
distribution model. Based on the result of the estimation,
an adaptive progressive filtering operation is employed
in combination with optimized dimension and shape of
processing windows computational efficiency of the
ASQFT is also investigated denoising performance of
the ASQFT is evaluated to demonstrate noticeable gains
against that of a number of well-known benchmark
techniques mentioned above, in terms of standard

Let C = {c = (c1,c2) |1 ≤ c1 ≤ H,1≤ c2 ≤ W} denote
the set of the pixel coordinates of a color image, where
H and W are height and the width of the image,
respectively at each pixel coordinate c € C ,a
multivariate value vector in the RGB color space, X(C)
= [xR(c), xG(c), xB(c)]T, is used to represent the
RGB(Red,Green,Blue) pixels values.
Two approaches as reported in the literature are
used in this paper to model the impulse noise for color
image restoration. In the first approach, the impulse
noise corruption of the color images in the RGB space is
expressed by a multivariate model.
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G1d(n1d) = y[ i,j]-y[ i-n1d, j-n1d]

objective measurements perceptual image quality and
computational complexity ,especially for suppression of
the impulse noise in medium-and large-size color
images.

G2d(n2d) = y[ i,j]-y[ i+n2d, j-n2d]
G3d(n3d) = y[ i,j]-y[ i+n3d, j+n3d]

S1a (n1a) = y[i.j]-y[ i-n1a ,j]
a

a

a

a

G4d(n4d) = y[ i,j]-y[ i-n4d, j+n4d]

a

S2 (n2 ) = y[i,j]-y[i, j-n2 ]
a

S3 (n3 ) = y[i,j]-y[i+n3 ,j]
a

a

(4)

Where nd = [n1d, n2d, n3d, n4d]T, nkd > 0 and the
default value of ndk is 1 , for 1≤k≤4. The two special
derivatives, Ga and Gd, will be used to measure the edge
feature (sharpness) and other geometric properties to
determine whether center pixel at c = (i,j) is corrupted or
not in the ASQFT procedure and the fig.1. Shows
reconstruction of processed filter corrupted by salt -andpepper nois .

(3)

a

S4 (n4 ) = y[i,j]-y[i, j+n4 ]
Where na = [n1a,n2a,n3a,n4a]T, nak > 0 and the default
is 1,for 1≤k≤4, and subscript “T”
value of nak
represents the transpose operation.
When a derivative is only considered in the
diagonal direction, ∂y(c)/∂cd is approximated by Gd, the
difference between the pixel and its other 8-neighbors,
for each component of the color component, and defined
as follows:

III. GAUSSIAN NOISE SMOOTHING
PROCEDURE
The second step of the proposed method concerns
the Gaussian noise smoothing task. As mentioned
above, we propose to perform a weighted averaging
operation among color vectors. So, to smooth the pixel
we use the members of where the weighting coefficient
for each color vector is its membership degree to the
fuzzy filter group Notice that, unlike other smoothing
filters based on weighting coefficients, such as those in
[20], [21], and [22], the set of neighbor pixels involved
in the proposed smoothing procedure is restricted to the
members of the fuzzy filter group, which implies that
only similar pixels are used. Fig.2 for diagram of the
filtering process this approach should perform a better
edge and detail preservation than those non restricted
approaches since non similar color vectors out of the
fuzzy filter group do not perturb the averaging.

Fig.1. Reconstruction of proposed filter compared with
other techniques, where the test image Jovanov is
corrupted by salt-and-pepper impulse with noise in noise
model defined by (2). (a) Original image Jovanov; (b)
15% salt-and-pepper corruption; (c) ANNF output; (d)
FVMF output; (e) PGA output; (f) ASQFT output.

Fig.2. Diagram of the filtering process applied to each
image pixel.
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IV. EXPERIMENTAL RESULTS
The test images Parrots and Lena in Fig.3 and fig.4
have been used to evaluate the performance of the
proposed filter. In particular, a detail of each image has
been used in order to better appreciate the performance
differences among different parameter settings and
filtering methods. These images have been corrupted
with Gaussian and/or impulse noise. For Gaussian noise
we have used the classical white additive Gaussian
model [1] contaminating independently each color
image channel where the standard deviation of the
Gaussian distribution represents the noise intensity. On
the other hand, the two most common impulse noise
models assume that the impulse is either an extreme
value in the signal range or a random uniformly
distributed value within the signal range. These models
are known as fixed-value and random-value impulse
noise, respectively. Since the removal of fixed-value
noise has been extensively studied in the literature and
there have been several methods developed and able to
suppress this noise effectively. we will denote the
probability of impulse appearance as. The filter
performance is assessed by taking into account both the
noise suppression and the detail preserving capabilities
of the filter. To this end, we have used the Mean
Absolute Error (MAE), the Peak Signal to Noise Ratio
(PSNR), and the Normalized Color Difference (NCD)
that measure the detail preserving capability, the noise
suppression capability, and the results comparisons
performances show in the Table I II and II the color
preservation ability, respectively. The definitions of
these objective quality measures can be found in [1]–[3].

Fig.4. Filter outputs for visual comparison: (a) Lena
image, (b) image corrupted with σ= 20 Gaussian noise
and outputs from (c) CRF, and (d) ASQFT.

Fig.5. Statistical distribution of fuzzy coefficients
generated by the fuzzy filter for the “Lena” image, and
the Laplace distribution with a scale parameter
estimated by ML
We first look at Fig.5, which shows the distribution
of fuzzy coefficients by the filter for the “Lena” image.
It can be seen that many fuzzy coefficients are close to
zero and its statistical distribution (real line) is similar to
Laplace distribution (dashed line). Motivated from this
example, we model the tight fuzzy coefficients as
samples from a Laplace random process with zero mean.
Although this assumption does not fit real cases well
due to the fact that the coefficients are statistically
dependent, in the present study, we find that an
approximate assumption of the fuzzy coefficients [cf.
(24)] provides a way to select the parameter ƛn
.Experiments in Section VI will confirm the

Fig.3.Filter outputs for visual comparison: (a) Parrots
image, (b) image corrupted with p = 0.05 impulse noise
and outputs from (c) ANNF, and (d) ASQFT.
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effectiveness of this assumption in deblurring images
corrupted by Gaussian and impulsive noise.
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TABLE I
COMPARISON OF THE PERFORMANCE MEASURED IN TERMS OF MAE, PSNR, AND NCD (×10 2)
USING THE PARROTS IMAGE CONTAMINATED WITH DIFFERENT DENSITIES OF MIXED NOISE
Filter

σ=5 Gaussian and
p=0.05 impulse noise
MAE PSNR NCD

σ=10 Gaussian and
p=0.1 impulse no
MAE PSNR NCD

σ=20 Gaussian and
p=0.2 impulse
MAE PSNR NCD

σ=30 Gaussian and
p=0.3 impulse
MAE PSNR NCD

ANNF
FVMF
PGA
FWD
CWF
ASQFT

6.81
6.53
5.20
7.62
6.37
4.22

7.42 26.63
7.27 26.64
7.26 27.61
12.16 19.45
9.32 25.71
5.76 29.15

9.38 25.38 7.45
9.37 25.04 6.80
10.14 24.95 8.42
18.12 18.70 17.50
16.75 21.70 13.97
8.11 26.35 6.71

12.29
11.87
12.91
22.40
21.55
10. 68

26.99
27.04
29.81
21.10
24.07
31.03

4.41
4.35
4.05
7.50
5.60
3.26

5.21
5.13
6.09
12.45
7.61
4.60

23.60
23.75
23.00
18.17
19.81
24.51

10.04
9.14
10.74
20.30
17.82
8.90
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TABLE II
COMPARISON OF THE PERFORMANCE MEASURED IN TERMS OF MAE, PSNR, AND NCD (×10 2)
USING THE LENA IMAGE CONTAMINATED WITH DIFFERENT DENSITIES OF MIXED NOISE
Filter

σ=5 Gaussian and
p=0.05 impulse noise
MAE PSNR NCD

σ=10 Gaussian and
p=0.1 impulse noise
MAE PSNR NCD

σ=20 Gaussian and
p=0.2 impulse noise
MAE PSNR NCD

ANNF
FVMF
PGA
FWD
CWF
ASQFT

7.17
6.70
5.95
7.42
7.05
4.55

7.82
7.83
7.49
12.15
9.53
6.88

9.66 25.32 6.98
9.55 25.37 6.74
10.55 24.75 8.72
16.72 19.46 15.80
14.73 22.31 9.29
8.70 26.35 6.62

27.01
27.27
28.84
21.60
21.63
30.90

3.90
3.93
4.07
7.27
7.25
3.09

26.61
26.52
27.49
19.69
25.42
28.24

4.71
4.82
6.00
12.31
6.30
4.34

σ=30 Gaussian and
p=0.3 impulse noise
MAE PSNR NCD

12.46
12.07
13.28
20.63
19.38
11.03

23.46
23.74
22.89
18.87
20.33
24.45

9.13
8.71
10.91
16.99
11.78
8.75

TABLE III
COMPARISON OF THE PERFORMANCE MEASURED IN TERMS OF MAE, PSNR, AND NCD (×10 2)
USING THE JOVANOV IMAGE CONTAMINATED WITH DIFFERENT DENSITIES OF MIXED NOISE

Filter

σ=5 Gaussian and
p=0.05 impulse
MAE PSNR NCD

σ=10 Gaussian and
p=0.1 impulse
MAE PSNR NCD

σ=20 Gaussian and
p=0.2 impulse
MAE PSNR NCD

σ=30 Gaussian and
p=0.3 impulse
MAE PSNR NCD

ANNF
FVMF
PGA
FWD
CWF
ASQFT

8.881 24.63
8.66 24.37
7.05 27.03
7.42 21.44
6.11 24.08
5.50 28.77

9.58 24.28
9.60 23.87
8.59 25.76
12.50 19.34
10.67 23.85
6.61 27.14

11.66
11.49
11.75
18.60
18.04
9.70

14.94
14.16
14.91
23.19
23.63
12.46

5.88
6.18
5.90
8.65
6.24
4.72

6.96
7.04
8.22
15.03
9.97
6.24

23.30
22.97
23.24
18.64
20.68
24.31

9.66
9.13
11.25
20.25
14.85
8.96

21.62
21.73
21.39
17.83
18.56
22.68

12.77
11.99
14.28
22.07
17.98
11.80

.
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Abstract - The proposed system highlights one of the novel approach of enhancing the cumulative lifetime of mobile adhoc network
on the backbone of most frequently deployed AODV routing strategies. MANET system is always associated with the design
constraint from unwanted power drainage during communication. The proposed system considers the intermediate mobile nodes as
vital factor which estimates the current mean power of the cumulative network as comparison threshold in order to evaluate the
response of route request message along with impact of the proposed system towards the routing performances. Experimented in
NS2, the proposed system shows optimal throughputs which can be definitely used for optimizing the energy on overloaded nodes in
MANET and enhance the cumulative network lifetime extensively.
Keywords - component; Mobile Adhoc Network, Energy, Routing protocol, AODV.

I.

that these nodes may potentially interfere. The most
favorable cardinality of the cooperation sets at each hop
on a path to minimize the total power cost per
transmitted bit, while a traffic-adaptive routing protocol
was proposed to optimally combine the proactive and
reactive strategies. The idea that each mobile node
evaluates if the route request control message should be
forwarded by comparing its residual power with a
threshold, where the threshold is attuned incessantly as
the network runs. Almost all mobile devices are
supported by battery powers, so the power-efficient
issue is one of the most important design issues in
MANET. Solutions to the energy-efficient issue in
MANET can generally be categorized as follows: 1)
Low-Power Mode, in which mobile devices can support
low-power sleeping mode. The main research challenges
in low-power mode are that at what time mobile node
can turn to sleeping mode, and at what time it should
wake up. Corresponding issues are addressed in [3], [4],
[5] and etc; 2) Transmission Power Control: In wireless
communication, transmission power has strong impact
on transmission range, bit error rate and inter-radio
interference, which are typically contradicting factors.
By adjusting its transmission power, mobile node can
select its immediate neighbors from others, thus the
network topology can be controlled in this way. How to
determine transmission power of each node so as to
determine the best network topology has been addressed
in [6], [7], [8] and etc; 3) Power-Aware Routing: Other
than the common shortest-hop routing protocols, such as

INTRODUCTION

The area of mobile adhoc network or commonly
termed as MANET [1] is currently under the scanner of
extensive research due to the massive advantages it
permits on its application. MANET can be termed as a
system of wireless mobile nodes which dynamically
self-organize in random and impermanent network
topologies. Using this technology, various users can
therefore be connected in networking areas without any
presence of pre-existing networking infrastructure. The
mobile nodes can directly communicate with each other
within their transmission ranges. In this environment,
dual condition can surface where all the mobile nodes
which have participated in the transmission
involuntarily generate a wireless network, consequently,
such types of wireless adhoc network can be visualized
as mobile adhoc network. For the purpose of introducing
diversified power issues in MANET [2], various power
effective routing strategies has already been seen in the
review of literature. Any transitional node holds the
request packet for an epoch of time previous to
forwarding to next mobile node. The time period is set
to be inversely proportional to its existing power so that
nodes with lower level of power can be protected. The
tradeoff between the cost of power utilization for
distribution traffic and the enhanced spatial allocation of
power overloads is discussed. Unwanted power
utilization due to overhearing is considered, which
involved not only the battery reservation of the mobile
nodes in the routes, but also the amount of neighbors
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DSDV [9], AODV [10], DSR [9], and etc, power-aware
routing protocols take various power metrics or cost
functions into account in route selection

indicators for some metrics, such as energy, routing
overhead, end-to-end delay, and packet delivery ratio.
And also they performed simulation scenarios with three
mobility model with different maximum speed and
sources in hybrid ad hoc network. Preeti Bhati et.al [17]
in this paper has tried to remove the existence of
misbehaving nodes that may paralyze or slows down the
routing operation in MANET. This increases the
efficiency of a network. Efficiency can be calculated by
the parameters or factors such as transmission capacity,
battery power and scalability. They are considering the
most crucial factor named as transmission capacity of a
node. Annapurna P Patil et.al [18] concentrated on
emergency search and rescue operations which rely
heavily on the availability of the network. Dr. Sanjay
Sharma and Pushpinder Singh Patheja [19] present some
improvement suggestion to AODV routing protocol.
They proposed protocol, called AODV-PP, improved
AODV in Priority models and in Power consumption.
They also measure performance indicators for some
metrics, such as energy, routing overhead, end-to-end
delay, and packet delivery ratio, in WiMAX adhoc
network. Nishant Gupta and Samir R. Das [20] develop
a technique to make these protocols energy-aware in
order to increase the operational lifetime of an ad hoc
network where nodes are operating on battery power
alone and batteries cannot be recharged. Jayesh Kataria
et.al [21] present Reactive routing protocols like Adhoc On-Demand Distance Vector Routing (AODV) and
Dynamic Source Routing in Ad-Hoc Wireless Networks
(DSR) which are used in Mobile and Ad-hoc Networks
(MANETs) work by flooding the network with control
packets. P. Latha and R. Ramachandran [22] proposed
protocol Energy Reduction Aware Multicast (ERAM)
aimed to find a path which utilizes the minimum energy
to transmit the packets between the source and the
destination. Shivendu Dubey, Prof. Rajesh Shrivastava
[23] present A mobile ad hoc network (MANET) is a
collection of wireless mobile nodes dynamically
forming a network Topology without the use of any
existing network infrastructure or centralized
administration. Sajjad Ali & Asad Ali [24] present the
communication between these mobile nodes is carried
out without any centralized control. M. Tamilarasi and
T.G. Palanivelu [25] propose a mechanism which
integrates the adaptive timeout approach, load balancing
approach and transmit power control approach to
improve the performance of on-demand routing. they
applied this integrated mechanism on Ad hoc Ondemand Distance Vector(AODV) routing protocol to
make it as Energy Aware Adaptive AODV (EAA
AODV) routing protocol. Lijuan Cao et.al [26] provides

The proposed system is designed on the backbone
of frequently used AODV (Adhoc on demand distance
vector) routing protocol for enhancing the cumulative
lifetime of mobile adhoc network. In section 2, we give
an overview of related work which identifies all the
major research work being done in this area. Problem
description is discussed in Section 3 followed by
proposed system illustration in Section 4. Section 5
discusses about result analysis and finally in section 6,
we make some concluding remarks.
II. RELATED WORK
K. Arulanandam and Dr. B. Parthasarathy [11]
present Energy is the scarcest resource for the operation
of the mobile ad hoc networks. Idle energy consumption
is responsible for a large portion of the overall energy
consumption in the wireless interfaces of the mobile
nodes. Sunsook Jung et.al [12] considers energy
constrained routing protocolsand workload balancing
techniques for improving MANET routing protocols and
energy efficiency. Also, they show new application of
energy efficiency metrics to MANET routing protocols
for energy efficiency evaluation of the protocols with
limited power supply. Rekha Patil [13] proposes a cost
based power aware cross layer design to AODV. The
discovery mechanism in this algorithm uses Battery
Capacity of a node as a routing metric this approach is
based on intermediate nodes calculating cost based on
Battery capacity. Rutvij H. Jhaveriand Ashish D. Patel
[14] has discussed some basic routing protocols in
MANET like Destination Sequenced Distance Vector,
Dynamic Source Routing, Temporally-Ordered Routing
Algorithm and Ad-hoc On Demand Distance Vector.
Main objective of writing this paper is to address some
basic security concerns in MANET, operation of
wormhole attack and securing the well-known routing
protocol Ad-hoc On Demand Distance Vector.
Xiangpeng Jing and Myung J. Lee [15] presents a
comprehensive energy optimized (locally and globally)
routing algorithm and its implementation to AODV this
algorithm investigates the combination of device
runtime battery capacity and the real propagation power
loss information, obtained by sensing the received signal
power, without the aid of location information. Abdusy
Syarif and Riri Fitri Sari [16] we present some
improvement suggestion to AODV routing protocol.
Our proposed protocol, called AODV-UI, improved
AODV in gateway interconnection, reverse route and in
energy consumption. They also measure performance
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power performance. In fact, many routing protocols
analyzed in survey also deploy the similar concept, i.e.
they utilize lesser layer techniques such as transmission
energy control and sleep mode methods in their routing
layer protocols.

a survey and analysis of energy related metrics used for
ad hoc routing. First, the most common energy efficient
routing protocols are classified into four categories
based on the energy cost metrics employed. Chansu Yu
et.al [27] purpose of this paper is to facilitate the
research efforts in combining the existing solutions to
offer a more energy efficient routing mechanism. Tanu
Preet Singh et.al [28] present in this paper an ad-hoc
network is a local area network (LAN) that is built
spontaneously as devices connect. Instead of relying on
a base station to coordinate the flow of messages to each
node in the network, the individual network nodes
forward packets to and from each other. M. Tamilarasi
and T.G. Palanivelu [29] present in this paper, a
mechanism involving the integration of load balancing
approach and transmission power control approach is
introduced to maximize the life-span of MANETs. The
mechanism is applied on Ad hoc On-demand Vector
(AODV) protocol to make it as energy aware AODV
(EA_AODV). Mahesh K. Marina and Samir R. Das [30]
develop an on-demand, multipath distance vector
routing protocol for mobile ad hoc networks.
Specifically, they propose multipath extensions to a
well-studied single path routing protocol known as ad
hoc on-demand distance vector (AODV).

IV. PROPOSED SYSTEM
The main aim of the project work is to introduce a
novel scheme based on AODV, called Energy Saving
Ad-hoc On-demand Distance Vector for routing in
MANETs. It also achieves the energy information
exchange among neighboring nodes through alreadyexisted signaling packets in AODV and introduces a
new network parameter as the comparison threshold,
called current average energy of the network, which can
fairly accurate estimate the mean power consumption of
the cumulative mobile network. In this proposed system,
a new architecture based on enhancement in AODV is
proposed for conducting energy efficient routing in
MANETs. The proposed scheme (Figure 1) achieves the
energy information exchange among neighboring nodes
through already-existed signaling packets in AODV and
introduces a new network parameter as the comparison
threshold, called current average energy of the network,
which can estimated the mean power utilization of the
network. In the proposed scheme, each intermediate
node determines whether to forward RREQ packet by
comparing its remaining energy with current mean
power of network. If the energy of the node is larger
than the threshold, it will forward the RREQ packet
immediately. Otherwise, the node will wait for a while
to decide whether the packet should be forwarded or
dropped according to the number of the identical RREQ
packets received during the waiting period. After that,
effects of the proposed routing protocol on network
performance are addressed. Both analytical and
simulation results shows that the proposed routing
scheme is comparatively easier for execution and can
facilitate a maximized cumulative network lifetime. The
main objectives of the proposed system are as follows:

III. PROBLEM DESCRIPTION
In the area of mobile adhoc network, routing is one
of the prominent issue which surfaces because of highly
dynamic and distributed environment in MANET. The
power efficiency in mobile adhoc network has become
one of the critical design factors as the mobile nodes
will be supported by battery with limited capacity. The
failure or degradation of energy in mobile nodes will not
only influence the node itself but it will also have
impact into its potential to forward the packets on behalf
of others and therefore influence the cumulative network
lifetime. Hence, majority of the researchers has
attempted for designing power aware routing algorithms
for specific mobile adhoc network scenario.
Unfortunately, it is still in infancy stage as it is still not
obvious that which one of the list of routing protocols is
best for majority of scenarios as every routing protocols
is designed to work for only specific environment. But,
it is also highly feasible to unite and incorporate the
current solutions in order to facilitate maximum power
efficient routing techniques. As power efficiency is also
vital issue in many other network layers, considerable
efforts has already been given for designing power
aware MAC as well as transport protocols. Each layer is
believed to function in remoteness in layered network
architecture but, as some current research suggested, the
cross-layer design is indispensable to exploit the highest



To create a network model considering the
probability density function with respect to the node
and their distance.



To design an enhanced control packet for
exchanging energy information in the network
using AODV routing protocol.



To design an efficient and energy saving route
discover scheme using average energy of the
network.



To simulate the proposed energy saving scheme on
Network Simulator 2 in Linux OS
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The above Figure 2 highlights the total of 35 mobile
nodes in the simulation environment (green circle). The
1st mobile node is shown by red circle, which is
represented with its respective neighbor nodes (yellow
circle).

To analyze the throughput with respect to packet
delivery ratio, cumulative network lifetime, as well
as mean end to end delay.
Network Model



Scenario Generation
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CBR Traffic

Packet Size

Packet rate

Simulation
Time
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Scenario File

Energy File

Mobility Extension
Network Simulator-2
Data Processing

Network Simulation
Energy Saving-AODV

Output Files

Fig. 3 : Simulation Result-II

Comparative Analysis Graph

The above Figure 3 highlights the neighboring
nodes (yellow circle) of node 2.

Fig. 1 : Proposed Architecture
The routing protocols have multiple operations to
be performed apart from instituting correct and
resourceful routes among the twosome of mobile nodes.
The most prominent aim of the routing protocol is to
render the entire networking to operate for as long
duration as possible. Such types of parameters are very
essential to facilitate the minimum energy path through
which the cumulative utilization of power for delivering
a packet is reduced. In such experiments, the wireless
link is interpreted with the cost of link in terms of
transmission power over the link and minimum energy
path is another factor which reduces the sum of the cost
of link along the same path. But, unfortunately, if such
types of routing parameters are selected than it may
yield to unbalanced power utilization among the mobile
nodes. It was also seen that when certain specific mobile
nodes are incorrectly overloaded in order to support
majority of packet-relaying operation, such nodes may
utilize higher battery power and impede running earlier
than other mobile nodes thereby disturbing the
cumulative functionality of the mobile adhoc network

Fig. 4 : Simulation Result-III
Figure 4 highlights the progress in transmission as
well as draining of energy from the source node 3 via
intermediate node 25 to destination node 8..
ESAODV
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Fig. 2 : Simulation Result-I

Fig. 5. Activity Diagram of the proposed system
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An estimation algorithm to obtain the network
average remaining energy is introduced (Figure 5). With
such assessment, intermediary mobile nodes can
reasonably decide if their residual power is adequate or
not. By preventing overused nodes from participating in
route discovery processes, the proposed scheme using
AODV effectively balances energy consumption around
the network. Simulation results will show that the
proposed energy saving schema can evidently increase
the lifetime of the network

AODV with x-axis of packet transmission (kb/sec) and
y-axis of Overhead (%)

V. RESULT ANALYSIS
The proposed system is designed on Linux platform
using network simulator (NS2), which is an objectoriented, discrete event driven network simulator
developed at UC Berkeley. The performance analysis is
checked with respect to delivery ratio, network
overhead, delay, and cumulative network life time.

Fig. 8 : Simulation Result-III
The above graph in Figure 8 shows the comparison
of delay for proposed scheme, energy aware AODV,
and AODV with x-axis of packet transmission (kb/sec)
and y-axis of average end-to-end Delay. (%)

Fig. 6 : Simulation Result-III
The above graph in Figure 6 shows the comparison
of packet delivery ratio for proposed energy awareAODV and AODV with x-axis of packet transmission
(kb/sec) and y-axis of Delivery rate (103)

Fig. 9 : Simulation Result-III
The above graph in Figure 9 shows the comparison of
network lifetime for proposed scheme, energy aware
AODV, and AODV with x-axis of packet transmission
(kb/sec) and y-axis of network lifetime (sec)

Fig. 7 : Simulation Result-III
The above graph in Figure 7 shows the comparison
of overhead for proposed energy aware-AODV and

Fig. 10 : Simulation Result-III

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

78

Optimal and Robust Framework for enhancing network lifetime using Power Efficient AODV in Mobile Adhoc Network

The above graph in Figure 10 shows the
comparison of overall packet delivery ratio for proposed
scheme, energy aware AODV, and AODV with x-axis
of packet transmission (kb/sec) and y-axis of delivery
rate (103)

Fig. 13 : Simulation Result-III
The above graph in Figure 13 shows the
comparison of delay for energy aware AODV, and
AODV with x-axis of packet transmission (kb/sec) and
y-axis of average end-to-end delay (%)

Fig. 11 : Simulation Result-III
The above graph in Figure 11 shows the
comparison of throughput for energy aware AODV, and
AODV with x-axis of packet transmission (kb/sec) and
y-axis of throughput (%)

VI. CONCLUSION
In this proposed system, a unique power-aware
routing protocol using AODV is presented. In the route
discovery process of the proposed scheme, transitional
and intermediate nodes estimate the current mean power
of the cumulative network as an evaluation threshold to
establish how to retort to the received route request
packets. An evaluation algorithm to accomplish the
network mean residual power is highlighted. With such
estimation, intermediate nodes can reasonably judge
whether their residual power is adequate or not. By
averting overused nodes from participating in route
discovery processes, the proposed routing scheme using
AODV efficiently stabilize the power expenditure
around the cumulative network. For the analysis of the
proposed system, with the assistance of graphical
representation, the network lifetime of the proposed
scheme and AODV with different levels of mobility and
network loads is shown in result analysis. It is also
shown that graph of data delivery rates with different
levels of mobility and the network performance in term
of mean end to end delay.

Fig. 12 : Simulation Result-III
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Abstract - Virtual dressing rooms for the fashion industry and digital entertainment applications aim at creating an image or a video
of a user in which he or she wears different garments than in the real world. This image can be used in online shopping.An
augmented reality system generates a composite view for the user. It is a combination of the real scene viewed by the user and a
virtual scene generated by the computer that augments the scene with additional information.AR allows the user to see the real
world, with virtual objects superimposed upon or composited with the real world.Our proposed approach is mainly based on
extraction of the user from the video stream, and alignment of the 2D cloth models with the user. These virtual clothes are place on
real world with the help of AR tags. These AR tag is generated with the help of AR toolkit.
Keywords - Augmented reality, AR tags, AR toolkit.

I.

square planar shape for pose estimation and an
embedded 2D barcode pattern for distinguishing
markers. In 1999 Kato used a similar approach to
develop ARToolKit [2], Macy's Passport 99 Fashion
Show [5] is one of the most high quality VTO show
room that has been created so far. The primary benefit
of Macy’s VTO was to introduce dressed bodies
animated in real time on the web. Although the user
interactivity has been of primary focus, the actual
content lacks of realism.

INTRODUCTION

Trying clothes in clothing stores is usually a time
consuming activity. Besides, it might not even be
possible to try-on clothes in such cases as online
shopping. Our motivation here is to increase the time
efficiency and improve the accessibility of clothes tryon by creating a virtual dressing room environment.
Using AR for clothes try on reveals at least two
challenges:1) we need to develop a light-weight multipoint motion tracking technique 2) we need to develop
coherent clothes models that can be dynamically fitted
to a moving body in real-time [6].

A. Augmented reality
Augmented reality (AR) is a live, direct or indirect,
view of a physical, real-world environment whose
elements are augmented by computer genenrated
sensory input such as sound, video, graphics or GPS
data. The term augmented reality is believed to have
been coined in 1990 by Thomas Caudell, working at
Boeing. Research explores the application of computergenerated imagery in live-video streams as a way to
enhance the perception of the real world. AR
technology includes head-mounted displays and for
visualization purposes, and construction of controlled
environments containing virtual retinal display sensors
and actuators.

In our mixed reality scenario, users inside a room
equipped with cameras can see themselves on a large
TV screen or pc, which shows them wearing different
clothing. Users are allowed to move freely inside the
room and can watch themselves from arbitrary
viewpoints. The system therefore needs to capture and
render the user at interactive rates, and also augment his
body with garments. Augmented reality(AR) is the
combination of a real scene viewed by a user and a
virtual scene generated by a computer that augments the
scene with additional information. Virtual objects are
added on to the real scene with the help of AR tags.

B.

Virtual reality

Virtual reality (VR) is a term that applies to
computer-simulated environments that can simulate
physical presence in places in the real world, as well as
in imaginary worlds. Most current virtual reality
environments are primarily visual experiences,

II. BACKGROUND
One of the first projects using camera-based 6DOF
tracking of artificial 2D markers was Rekimoto’s 2D
Matrix Code [1] in 1996. It Pioneered the use of a
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displayed either on a computer screen or through special
stereoscopic displays, but some simulations include
additional sensory information, such as sound through
speakers or headphones. Furthermore, virtual reality
covers remote communication environments which
provide virtual presence of users with the concepts of
telepresence and telexistence or a virtual artifact (VA)
either through the use of standard input devices such as
a keyboard and mouse. The simulated environment can
be similar to the real world in order to create alife like
experience.

with real world [1] objects. ARToolKit [6] uses
computer vision techniques to calculate the real camera
position and orientation relative to marked cards,
allowing the programmer to overlay virtual objects onto
these cards. ARToolKit currently runs the SGI IRIX, PC
Linux and PC Windows 95/98/NT/2000 platforms.
There are separate versions of ARToolKit for each. The
functionality of each version of the toolkit is the same,
but the performance may vary depending on the
different hardware configurations on the SGI platform,
ARToolKit has only been tested and run on the
SGIO2computers, however it should also run on other
SGI computers with video input capabilities [10].

III. AR TAG

ARToolKit uses computer vision techniques to
calculate the real camera viewpoint relative to a real
world marker. There are several steps. First the live
video image is turned into a binary (black or white)
image based on a lighting threshold value. This image is
then searched for square regions. ARToolKit finds all
the squares in the binary image, many of which are not
the tracking markers. For each square, the pattern inside
the square is captured and matched again some pretrained pattern templates. If there is a match, then
ARToolKit has found one of the AR tracking markers.
ARToolKit then uses the known square size and pattern
orientation to calculate the position of the real video
camera relative to the physical Marker. Refer fig. 2.

Augmented Reality is a growing area in virtual
reality area. ARTag is an "Augmented Reality" system
where virtual objects, games, and animations appear to
enter the real world. 3D graphics is added in real time to
video, similar to "view matching" in Hollywood, except
that with Augmented Reality it is happening online.
ARTag "Magic Lens" and "Magic Mirror" systems [8]
use arrays of the square ARTag markers added to
objects or the environment allowing a computer vision
algorithm to calculate the camera "pose" in real time,
allowing the CG (computer graphics) virtual camera to
be aligned. This gives the illusion of 3D animations or
video games to appear to belong in the real world.
Typically, the real-world visual scene in an AR display
is captured by video or directly viewed.
Most current AR displays are designed using seethrough HMDs (head mounted display) [3] which allow
the observer to view the real world directly with the
naked eye. If video is used to capture the real world, one
may use either an opaque HMD or screen-based system
to view the scene.

Fig. 1 : AR Tag
Fig. 2 Marker detection and positioning of virtual
objects onto the real scene

Fig. 1 shows an AR Tag. This tag is generated with
the help of AR Toolkit. ARToolKit is a C language
software library that lets programmers easily develop
Augmented Reality applications [4]. One of the most
difficult parts of developing an Augmented Reality
application is precisely calculating the user’s viewpoint
in real time so that the virtual images are exactly aligned

IV. BASIC PRINCIPLE
ARToolKit applications allow virtual imagery to be
superimposed over live video of the real world.
Although this appears magical it is not. The secret is in
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the black squares used as tracking markers [9]. The
ARToolKit tracking works as follows:
1.
2.
3.

4.

The camera captures video of the real world and
sends it to the computer.

Once the position of the camera is known a
computer graphics model is drawn from that same
position.

5.

Software on the computer searches through each
video frame for any square shapes.

This model is drawn on top of the video of the real
world and so appears stuck on the square marker.

6.

If a square is found, the software uses some
mathematics to calculate the position of the camera
relative to the black square.

The final output is shown back in the handheld
display, so when the user looks through the display
they see graphics overlaid on the real world.

.

Fig. 3 Image processing used in AR toolkit
.
Fig. 3 summarizes these steps. ARToolKit is able to
perform this camera tracking in real time, ensuring that
the virtual objects always appear overlaid on the
tracking markers.

B. FLARTOOLKIT
FLARToolKit is an ActionScript port of
NyARToolKit, a Java/C#/Android port of ARToolKit,
the well known AR tracking library developed by Dr.
Hirokazu Kato, ARToolKit is the most popular marker
based AR tracking library and has been ported to many
different operating systems and programming
languages. FLARToolKit was mainly developed by
Tomohiko Koyama (aka Saqoosha), and has been used
in many high profile web-based AR applications.
FLARToolKit is provided under a dual license model
(GPL and commercial).There are four parts to a
FLAR application. They are:

A. DEVELOPING THE APPLICATION
In writing an ARToolKit application the following
steps must be taken:
1.

Initialize the video path and read in the marker
pattern files and camera .

2.

Grab a video input frame.

3.

Detect the markers and recognized patterns in
the video input frame.

4.

Calculate the camera transformation relative to
the detected patterns.

5.

Draw the virtual objects on the detected
patterns.

6.

1. Marker file
2. Marker detection
3. Flar base node

Close the video path down.

4. Papervision
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information like maintenance or manufacturing records.
AR may lead the mechanic through a specific task by
highlighting parts that must be sequentially removed and
showing the path of extraction [11]. The system may
also provide safety information. Parts that are hot or
electrified can be highlighted to constantly remind the
mechanic of the danger of touching them. The mechanic
may also be assisted by a remote expert who can control
what information is displayed on the mechanic's AR
system.

V. APPLICATIONS
A. Medical
Most of the medical applications deal with image
guided surgery. Pre-operative imaging studies, such as
CT or MRI scans, of the patient provide the surgeon
with the necessary view of the internal anatomy. From
these images the surgery is planned [11]. Visualization
of the path through the anatomy to the affected area
where, for example, a tumor must be removed is done
by first creating a 3D model from the multiple views
and slices in the preoperative study. AR can be applied
so that the surgical team can see the CT or MRI data
correctly registered on the patient in the operation
theater while the procedure is progressing. Being able to
correctly register the images at the point will enhance
the performance of the surgical team and eliminate the
need for the painful and cumbersome stereotactic frames
currently used for registration.

VI. CONCLUSION
As e-commerce matures retailers are searching for
new ways to revitalize their stores and reposition them
as the strategic assets they should be [7].In this paper we
described an efficient and affordable method for virtual
try-on. Users who entered the space in front of the
camera can view their 3D picture in screen and control
them with their own bodies. We achieve this by tracking
the user’s body with the depth camera. The Virtual
Dressing Room framework uses high-end augmented
reality techniques that combine real video content with
computer-generated material in real-time. The concept
of a mirror realizes augmentation without the customer
needing to wear dresses. No additional equipment has to
be used as you can just step into the application and
move freely like in front of a real mirror. This
significantly enhances acceptability and immersiveness
while also reducing the effort needed for supervising
such an application. It also provides a broad palette of
different products can effectively be tried on without
any need for continual dressing and undressing. Possible
applications of the system are visualization of
customized shoes, clothes, jewelry, glasses or hairstyles.
In marked contrast to existing approaches, the system
works three-dimensionally and shows all virtual
equipment from the correct viewing angle and pose.
Output is not restricted to a fixed frontal view as in other
2D systems, giving users a much more vivid feeling of
being in a real environment.

B. Military Training
The military has been using display in cockpits that
present information to the pilot on the windshield of the
cockpit or the visor of their flight helmet.
C. Engineering Design Distributed Collaboration
Product visualization
The scenario for this application consists of an
office manager who is working with an interior designer
on the layout of a room. The office manager intends to
order furniture for the room. On a computer monitor the
pair see a picture of the room from the viewpoint of the
camera. By interacting with various manufacturers over
a network, they select furniture by querying databases
using a graphical paradigm. The system provides
descriptions and pictures of furniture that is available
from the various manufactures who have made models
available in their databases [11]. Pieces or groups of
furniture that meet certain requirements such as colour,
manufacturer, or price may be requested. The users
choose pieces from this "electronic catalogue" and 3D
renderings of this furniture appear on the monitor along
with the view of the room. The furniture is positioned
using a 3D mouse. Furniture can be deleted, added, and
rearranged until the users are satisfied with the result;
they view these pieces on the monitor as they would
appear in the actual room. As they move the camera
they can see the furnished room from different points of
view.
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Abstract - This paper deals with the modeling and simulation of low voltage power supply (LVPS) unit to the ACTIVE PHASED
ARRAY RADAR, which is used for sensing different targets at a time. This RADAR system contains flat bank of small identical
antennas and huge number of transmitting and receiving modules for electronic scanning. This radar antenna requires power in
different levels for various electronic devices. The proposed design of LV power supply will have the ability to manage temperature
variations with high efficiency under different loading condition. The closed loop control such as voltage mode control and current
mode control are used to regulate the output voltage with high switching frequency of 400khz has been designed.
Simulations are performed using MATLAB / SIMULINK software.
Keywords — Isolated converter topology, RADAR, solid state transmitters semi conductor devices, PI controller, Mat lab / simulink

I.

𝑇⁄ modules are packed as line replaceable units
𝑅
(LRUs).

INTRODUCTION

RADAR is derived from the expression Radio
detection and ranging. Radio waves were utilized to
detect the target and to determine its distance or range.
In simplest form, a radio transmitter emits
electromagnetic radiation. When the radio wave is
interrupted by any object such as plane, ship or
mountain or other land mass, part of the energy is
reflected back to a radio receiver located near the
transmitter. The reflection is called an echo and the
object reflecting it is called a target. The presence of an
echo indicates that a target has been detected. Phased
array radars can track or search for objects without
moving its antenna [1]. A flat bank of small identical
antennas each one capable of transmitting and receiving
signals takes the place of the concave reflector and even
as its beam scans expanses of sky the radar itself does
not move instead the signal is deflected from target to
target electronically steered through the principle of
wave interference. This new technology is known as
phased array.

The general block diagram of phased array radar
system is as show in Fig. 1. A phased array antenna is
composed of lot of radiating element each with phase
shifter. Beams are formed by shifting the phase of the
signal emitted from each radiating element, to provide
constructive / destructive interference so as to steer the
beams in the desired direction.

In the present paper the phased array radar contains
several subsystems where each subsystem requires the
power in different level from the power generator. In the
phased array radars there are huge number of 𝑇⁄𝑅
(transmitting and receiving) modules. A group of such

Figure 1. Block Diagram of phased array antenna
power scheme
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The main objective is to design different power
supply modules having different voltage ratings as
mentioned in the Fig. 2, with suitable circuit topology,
so that the designed circuit has the ability to manage
temperature variations, reliable with high efficiency

can be regulated, via control of the converter duty cycle,
so wider tolerances must be allowed for the auxiliary
output voltages. Cross regulation is a measure of the
variation in an auxiliary output voltage, given that the
main output voltage is regulated perfectly.
The basic operation of transformers in most power
converters can be understood by replacing the
transformer with the simplified model illustrated
in Fig. 3.

Figure 2. Antenna-LRU PSU block diagram
II. ISOLATED CONVERTER – A REVIEW
In the majority of applications, it is desired to
incorporate a transformer into the switching converter,
to obtain dc isolation between the converter input and
output. For example, in off-line power supply
applications, isolation is usually required by regulatory
agencies. This isolation could be obtained by simply
connecting a 50 Hz or 60 Hz transformer at the power
supply ac input terminals [6]. However, since
transformer size and weight vary inversely with
frequency, incorporation of the transformer into the
converter can make significant improvements: the
transformer then operates at the converter switching
frequency of tens or hundreds of kilohertz. The size of
modern ferrite power transformers is minimized at
operating frequencies ranging from several hundred
kilohertz to roughly one Megahertz. These high
frequencies lead to dramatic reductions in transformer
size [2] [3]. When a large step-up or step-down
conversion ratio is required, the use of a transformer can
allow better converter optimization. By proper choice of
the transformer turns ratio, the voltage or current
stresses imposed on the transistors and diodes can be
minimized, leading to improved efficiency and lower
cost.

Figure 3. Isolation Transformer
The model neglects losses and imperfect coupling
between windings; such phenomena are usually
considered to be converter nonidealities. The model
consists of an ideal transformer plus a shunt inductor
known as the magnetizing inductance 𝐿𝑀 . This inductor
models the magnetization of the physical transformer
core, and hence it must obey all of the usual rules for
inductors. In particular, volt-second balance must be
maintained on the magnetizing inductance. Furthermore,
since the voltages of all windings of the ideal
transformer are proportional, volt-second balance must
be maintained for each winding. Failure to achieve voltsecond balance leads to transformer saturation and,
usually, destruction of the converter. This means by

Multiple output power supplies have more than one
DC output, often two or three. These are useful and
cost-effective for systems that require multiple voltages.
Multiple dc outputs can also be obtained in an
inexpensive manner, by adding multiple secondary
windings and converter secondary-side circuits. The
secondary turns ratios are chosen to obtain the desired
output voltages [9]. Usually, only one output voltage
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which transformer volt-second balance is achieved is
known as the transformer reset mechanism.

III.LVPS DESIGN

There are several ways of incorporating transformer
isolation [4] into any dc-dc converter. The full bridge,
half-bridge, forward, and push-pull converters are
commonly used isolated versions of the buck converter.
Similar isolated variants of the boost converter are
known. The flyback converter is an isolated version of
the buck-boost converter [7]. The full-bridge, forward,
and flyback converters are briefly described in this
section. The proposed isolated full bridge buck
convertor is as shown in Fig. 4.

The high frequency transformers are largely used in
inverter and convertor applications. The switched mode
power supplies (SMPS) require high frequency
transformer if it has to maintain significant power level
[4].

Transformer Design

Following specifications are used in the design:
Output voltage - 𝑉𝑜 = 36.6v
Output ripple - % = 1% of 𝑉𝑜
Output current – Io = 30A
Switching freq, f = 400kHz
Supply voltage – Vcc = 310V ±10%
Power rating = 1100 W
Core Material - Ferrite
Core set EELP 64
Combination: ELP 64/10/50 with ELP 64/10/50

Figure 4. Full bridge Isolated Buck convertor
Power supply unit for multiple outputs with
isolation transformer is as shown in Fig. 5

Figure 6. EE core transformer

Figure 5. Power supply unit for multiple output
There are two popular methods of control for PWM
switching power supplies they are voltage mode and
current mode control. These centers around the
parameters sensed within the switching supply; current
or voltage can be sensed to provide consistent output
voltages [11].
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TABLE 1. Data sheet for ferrite material
μe

PVW/set

N49

AL value
nH
8000 ±30%

980

N87

12500 ±25%

1490

< 10.7 ( 50 mT,
500 kHz, 100 °C)
< 26.0 (200 mT,
100 kHz, 100 °C)

Material

Output Filter Design
The design approach will assume that the out ripple
current must not exceed 30% of the load current (Peak
to peak) [7]. To allow for a range of control, the pulse
width at nominal input will be 30% of total period
Ts = 1/fs = 1/100k
For a duty cycle of 45%, on period will be 4.5 micro
sec.
It is normally assumed that the output capacitor size
will be determined by the ripple current and ripple
voltage specifications only.

Where
-

∆𝐼 is current change in inductor during on period
∆𝑉𝑜 is ripple voltage (Peak to peak)

𝐶 is output capacitance value.

IV. SIMULATIONS

Fullbridge isolated converter:
Assumptions












The Simulation of the proposed convertor is carried
out using Simpower system toolbox of MATLAB /
SIMULINK software. Fig. 7 is a model for full bridge
isolated buck convertor under open loop condition [5].

Diode drop may be as high as 1.5 V for fast
recovery diodes. It is safe to design for the worst
case of 𝑉𝐷 = 1.5 V.

Drop due to winding resistance of the inductor and
transformer. It has been found that 𝑉𝐷 = 10% of 𝑉𝑜
is safe choice.

At high frequencies, usually the core material
choice is ferrite. It has a saturating flux density, 𝐵𝑠
of 0.3T, so the maximum allowable flux density in
the core should be 0.2T or less.
Another important design parameter is current
density J. If J is chosen very low, then for a given
current a very large conductor cross section is
required (Their by demanding a large window area),
which means that the resistance presented to the
current flow will be low. A current density between
2-5 𝐴⁄𝑚𝑚2 is found to be good compromise
between conductor resistance and window area.

Figure 7. Open loop isolated buck converter.
Fig. 8 is a model of closed loop full bridge isolated buck
convertor.

Duty cycle in isolated convertors should not exceed
50% to avoid code saturation. So maximum duty
cycle is 50% ±10%

The window utilization factor K = 0.4 and the
efficiency of transformer is taken to be high say
90%
Figure 8. Closed loop isolated buck converter.

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

90

Modeling And Simulation of Low Voltage Power Supply For Active Phased Array Radar

Multiple output converter:
Fig. 9 is a model of multiple output isolated buck
convertor

Fig. 12 is a simulated result for closed loop full
bridge isolated buck convertor under load
condition

Figure 12. Dc output voltage and current-closed loop

Figure 9. Multiple output isolated buck converter.

Fig. 13 is the efficiency curve for the close loop system
under normalized load

V. SIMULATION RESULTS
1. Fullbridge isolated buck converter:
Fig. 10 and 11 are the simulated results for open loop
full bridge isolated buck convertor.

Figure 13. Efficiency curve-closed loop
As the graph shows, the efficiency peaks at about
88% then decreases due to the increasing resistive
power losses. At full load, the efficiency is 84% which
is close to the desired 85%. Once the circuit is built on a
printed circuit board using the final planar magnetic
components and optimized layout, it is very likely that
the efficiency goal will be met.

Figure 10. Inverter output voltage and current-open loop

2. Fullbridge Isolated multiple output buck converter:
Fig. 14 is a simulated result for multiple output load
voltage for 7v/15A

Figure 14. Multiple output load voltage-7v/15A

Figure 11. Dc output voltage and current-open loop

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

91

Modeling And Simulation of Low Voltage Power Supply For Active Phased Array Radar

In ZVS quasi resonant converters, the power
switches are operated with zero-voltage switching.
Nonetheless, the rectifier diodes are switched with an
abrupt change in voltage, which induces high-frequency
ringings and power dissipation.

Fig. 15 is a simulated result for multiple output load
voltage for 15v/7A

The performances of ZVS quasi resonant converters
can be drastically improved by the introduction of the
multi-resonant technique.
Figure 15. Multiple output load voltage-15v/7A
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Figure 16. Multiple output load voltage-5.2v/8.5A
Fig. 17 represents the regulation curve for a multiple out
put load voltage of 5.2v

Figure 17. Line Regulation Vs. load current
The output regulation of Vo3 is very close to the
predicted value[11]. From the above waveform we can
observe that with the changes in the input voltage the
output voltage is almost maintained constant [11]. So
the line regulation is maintained approximately 0.1% of
the load voltage .
VI. CONCLUSION
In the present work, by operating the converter at
high frequency, the magnetic component in the
converter can be made smaller which reduces the
converter weight. The closed loop simulations is
presented with PI controller to maintain constant load
voltage with variations in the i/p voltage but controlling
the switching action using PWM technique has a
disadvantage of not reducing the switching losses to
zero.



International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

92

Simulink Design of AGC For Audio And
Video Applications

M. Asha Jyothi , P. Prasuna & O.M.Sumathi
ECE Dept. KMIT, Hyderabad AP
E-mail : ashasheldon@gmail.com , prasunna05@yahoo.com & sumathim_76@yahoo.com

Abstract - An audio tape generates certain amount of noise. If the signal level on the tape is low the noise is more prominent i.e., the
S/N ratio is lower than it could be. This paper deals with design of AGC system that keeps signal level automatically constant
.Research has been carried out to identify additional functions related to audio and video applications .AGC has been implemented
using simulink model to simulate the design intended for realization on FPGA
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I.

The General schematic diagram of an AGC is
shown in the figure 1.

INTRODUCTION

Gain control circuits for audio applications have
two main purposes. First adaptive compression limits
the overall instantaneous input dynamic range to prevent
distortion of the audio signal. Second amplification at
the lowest amplitude allows the listener to hear faint
sounds even with reduced hearing capability. The AGC
circuitry adjusts the output signal of the embedded
variable or programmable gain amplifier to a constant
level which optimizes the dynamic range of the
succeeding circuits independently of the input signal
strength[1].
Unlike communications applications, gain control
systems for audio require gentle compression to prevent
audible distortion [2].

Figure 1. Block diagram of AGC
The input signal is amplified by a variable gain
amplifier (VGA), whose gain is controlled by an
external signal VC. The output from the VGA can be
further amplified by a second stage to generate an
adequate level of VO from the output signal’s parameters
are sensed by the detector; any undesired component is
filtered out and the remaining signal is compared with a
reference signal. The result of the comparison is used to
generate the control voltage (VC) and adjust the gain of
the VGA

The analysis presented in this paper is a simplified
model of AGC designed using simulink. The paper
introduces the structure figure of the design circuit, and
the unit circuit design.
II.

SYSTEM ARCHITECTURE

AGC is defined as the process by which the
amplification is controlled by the output carrier voltage
so that large variations of input carrier voltage cause
comparatively small changes of the output carrier
voltage. Many attempts have been made to fully
describe an AGC system in terms of control system
theory, from pseudo linear approximations to
multivariable systems[4].

There are many component and circuit
configurations that can be used as a variable gain
amplifier (VGA), which is the main component of an
AGC system. The main factors that must be taken in
consideration while selecting a suitable circuit are
frequency response, available control voltage, desired
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point, the AGC becomes inoperative again; this is
usually done in order to prevent stability problems at
high levels of gain.

control range of the VGA, and settling time and finally,
system configuration.
A .Variable Gain Amplifier
A variable-gain or voltage-controlled amplifier is
an electronic amplifier that varies its gain depending on
a control voltage. VGA have many applications,
including audio Level Compression. Here, depending
on the voltage Vi the gain is varied and the output is
given to the amplifier.
B .Amplifier
Amplifier is a device for increasing the power of
a signal by use of an external energy source.

Figure 2. Ideal Transfer Function

C .Detector

In Fig 2.7 the line A, B, C represents a system that
has no AGC applied. The output increases linearly with
the input signal until point B is reached, when some
element in the signal chain overloads and becomes nonlinear [3]. Generally from point B to C the output signal
is distorted and, unless the input signal is reduced, the
system is unusable.

A detector is device that recovers information of
interest contained in a modulated wave. A detector is
also known as a demodulator. The different types of
detector are phase detector, frequency detector,
envelope detector, product detector etc.
D .Low-pass filter (LPF)
A low-pass filter is an electronic filter that passes
low-frequency signals but attenuates signals with
frequencies higher than the cutoff frequency. The actual
amount of attenuation for each frequency varies from
filter to filter. It is sometimes called a high-cut filter
when used in audio applications.
E. Difference amplifier
A differential amplifier is a type of electronic
amplifier that amplifies the difference between two
voltages but does not amplify the particular voltages.
The differential amplifier is uniquely valuable in its
ability to differentially grab signals from lines or sensors
subject to common-mode voltages. Furthermore, the
flexible difference amplifier enables easy connection for
non-inverting or inverting circuits, as well as easy
biasing.
F.

Figure 3. Real Transfer Function
Increasing this value increases the slope of the line
A to B and reduces the input signal level at which the
signal distorts.
The line A, D, E represents a system that has AGC
applied. The slope A, D is greater than unity and
indicates that the AGC has gain prior to the AGC
detector. The transition from a linear to constant output
at D is known as the AGC ‘knee’ or threshold. From D
to E the output level does not increase in response to an
increase in input signal. The flatness of the line section
D to E depends on the overall AGC loop gain and is
called the “AGC Slope”.

Adaptation loop

The adaptation loop increases the gain when output
from VGA is less than the threshold or decreases the
gain when it is greater. The loop operates in attack and
delay modes.
G. Automatic gain control – Transfer function
Since an AGC is essentially a negative feedback
system, the system can be described in terms of its
transfer function. For low input signals the AGC is
disabled and the output is a linear function of the input,
when the output reaches a threshold value (V1) the AGC
becomes operative and maintains a constant output level
until it reaches a second threshold value (V2). At this

III. AGC FOR AUDIO & VIDEO APPLICATIONS
To produce the least noisy recording, the recording
level should be set as high as possible without being so
high as to clip or seriously distort the signal. In
professional high-fidelity recording the level is set
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manually using a peak-reading meter. If high fidelity is
not a requirement, a suitable recording level can be set
by an AGC circuit which reduces the gain as the average
signal level increases. This allows a usable recording to
be made even for speech some distance from
the microphone of an audio recorder.

The internal block diagram of AGC is designed
using the library blocks of simulink. It consists of sub
modules decider, low pass filter and gain controller as
shown in figure 5.

A user talks too loudly or too close to the
microphone. This causes a clipped voice signal at the
output of the microphone preamplifier.
A.

(Without AGC)

The user at the receiving end hears a clipped signal.
This clipped signal sounds distorted. Further, it may
damage the receiving-end transducer or may cause
hearing loss.
B.

(With AGC)

Figure 5. Internal Block of AGC

The AGC automatically lowers the microphone
preamplifier gain. This prevents voice signal clipping.
The resulting undistorted, unclipped voice signal is then
presented to the user on the receiving end.

A.Decider
The function of decider is to increase or decrease
the gain depending upon low pass filter output.
Simulink block of decider is shown in figure 5.

A user talks too softly or too far away from the
microphone.
C.

(Without AGC)

The resultant low-level voice signal may not be
heard clearly or at all by the user at the receiving end.
D.

(With AGC)

The AGC will automatically increase the gain of the
microphone preamplifier to a level that is heard clearly
by the user at the receiving end.
As shown in the scenarios above, the AGC operates
by automatically adjusting the gain of the microphone
preamplifier to maintain a pre-defined target level at the
amplifier’s output.

Figure 6. Simulink decider module
The ouput taken from low pass fiter is given to gain
controller block which is used to control the gain based
on the input and feedback signal from low low pass fiter

IV. PROPOSED AGC USING SIMULINK
The simulink block diagram and internal
architecture of an AGC along with the results are shown
below.

Figure 7. Simulink gain controller module

Figure 4. Main Block diagram of Automatic Gain Controller
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threshold value with possible variation not exceeding a
few db. Thus, automatic gain control circuits of much
higher gain and much higher response speeds, which
will require more circuitry, new design techniques, has
become the latest field of development for this Subject.
AGC systems and circuits will continue to evolve as
long as wireless technology becomes faster, smaller and
more complex.
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Figure 8. simulink adapt module
From internal block diagram change in the gain
depends upon enable and reset input.
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Fig.8 Waveform of Automatic Gain Controller
IV. CONCLUSION
The proposed architecture of AGC is very simple
and can be implemented with basis library blocks of
simulink therefore Automatic gain control promises to
be a most important circuit type in future developments.
An AGC having simultaneously high dynamic response
has been analyzed in this work. In some applications it
is essential that control be performed within very small
tolerances, such that the output be maintained above a
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Abstract - The word “noise” is in everyday use, is any unwanted sound that can be heard. Electrical noise has significantly different
meaning. Electrical noise is a current or voltage signal that is unwanted in an Electrical / Electronic circuit. The real time signal is
sum of unwanted noise and desired signal. The noise can be of two types. Discrete and random. Each noise can be generated with
various techniques and methods. But, the random noise source has many useful applications in Electronic test and measurement,
embedded systems, computing and Communication systems. Design and implementation of integrated random noise source (IRNS)
is based on the concept, random noise source can be a resistor. The true random noise can be generated due to random movement of
electrons. This noise amplitude is very small. This noise is being amplified by an amplifier like Operational amplifier and then
comparator compares the amplified noise signal and generates digital signal, which is true random. This true random noise can be
used to generate random numbers, which can be used applications such as cryptography. In this project, a random noise source is
developed using 90nm technology. Design and implementation of Operational amplifier and Comparator is done and integrated
them. The integrated IRNS is tested by simulation.
Keywords---IRNS, OP. Amp, comparator, simulation.

I.

The specifications of IRNS are described in this
section. They are input specifications, output
specifications
and
functional
&
parametric
specifications. There is no specific external input to
IRNS. The random noise is generated depends on
random motion of electron by noise generating
component. The value of noise generated by resistor is
equal 4KTR, where K is Boltzmann’s constant, T is
Temperature in degree K and R is the resistance in
ohms. The output peak to peak noise amplitude is 100m
V(analog 1/f noise frequency is < 5Hz. ]

INTRODUCTION

A random noise source has many useful
applications in Electronic test and measurement,
Embedded systems, computing and communication
systems. The noise can be of two types. Discrete and
random. Each noise can be generated with various
techniques and methods. Initial discrete noise source is
controlled by P-N junction operating in Avalanche
mode. Random noise by resistor , due to random
movement of electrons.
The new development in computing and
Telecommunication , needs data security. So data
security and Encryption are new areas of research and
development. And applications. Many Encryption
Standards have been developed. Encryption and
Decryption uses various algorithms and keys. They use
random binary numbers. A digital noise source that can
provide continuous true random numbers are very useful
in encryption of video, voice and other types of data. A
discrete noise source has a no. Of limitations in terms of
size, supply voltage , cost etc in micro electronic design.
So an ideally, a noise source integrated directly on the
same substrate as the digital VLSI application requiring
random numeric input. This needs a design,
development and implementation of an integrated
analog/ digital random noise source.

II. DESIGN , ANALYSIS AND IMPLEMENTATION
The Design, analysis and implementation of IRNS
is divided into its components design and
implementation. The components are integrated into
IRNS.
The various components and tasks of IRNS.
1.

Design & implementation of resistor..

2.

Design & implementation of operational amplifier..

3.

Design & implementation of comparator.
The components implemented are tested by

Simulation and integrated to IRNS.. The IRNS is
tested simulation for functionality and noise simulation
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several times. This ensures the noise generated is
random.

The following future works are possible to extended
the work on IRNS.

The block diagram of the IRNS is as shown in fig 1.

1) Post processing of Digital output of IRNS.
2) Von-Neumann corrector
3) Cryptography applications.
The noise generated by resistor is truly random and
has very high or infinite bandwidth. The effect of other
components and B.W may limit the truly randomness.
To eliminate such effects, both Post processing circuits
and Von-Neumann corrector circuits are used. Several
tests can be carried out on output to ensure it is truly
random. There is a loft of scope for research in these
areas.

The Random noise source value is calculated based
on min. input required at the input of amplifier,
Bandwidth and gain of amplifier.
A two stage amplifier is used to amplify noise
generated. by resistor. The amplifier has the following
components i) Current mirror for providing bias current.
ii) Differential , high gain stage, with one input
grounded ( inverting terminal ) iii) Output stage , which
is to increase the swing. The output of amplifier is
analog noise source, which should have minimum value
of 100mvp-p.

The application of the random numbers generated
by IRNS can be used in the several areas such as
Cryptography. IRNS provides foundation for several
such applications.
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The comparator converts analog noise to digital bit.
The comparator used in IRNS is two stage open loop
comparator. The comparator has also has current source
, differential stage with one of ( inverting ) grounded,
and output stage.
III. VERIFICATION AND SIMULATION:

REFERENCES

The verification is the process of ensuring,
verifying the design is meeting the requirements. IRNS
is tested by means of simulation, First at component
level and then at integrated system level. The
operational amplifier and comparators are tested for
transient, ac and dc responses. Then all 3 components
are integrated and subject to noise simulation. Noise
simulation is done several times to check whether noise
generated is random.

[1]
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Analog/Digital Random
noise source” IEEE
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AND APPLICATIONS. VOL 44, No 6, JUNE
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[2] IEEE Spectrum, September 2011

IV. CONCLUSION & FUTURE WORK

[3] Philip E. Allen, Douglas R.Holberg “ CMOS
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The IRNS is implemented and tested by simulation.
The simulation is carried out at component level first
and then at integrated system level for its functionality.
The results found to be meeting the functional
requirements of IRNS.

[4] Cadence User Tutorial, and cadence user manual.
www.cadence .com

The functionality tested IRNS, tested for noise
simulation and results are analysed. The simulations are
carried out to verify the noise generated are truly
random and meets the IRNS requirement. The analysis
of graphs of noise waveforms of several iteration
together indicates that the results of noise generated are
meeting the concept and requirements of IRNS.
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Abstract - The increasing demands on system performance require high-performance digital signal processing (DSP) systems.
Filtering is almost always the first step in a digital signal processing system. Reduction of power consumption is significantly
important for all high-performance digital VLSI systems and also it becomes one of the most critical design parameters. This paper
reviews the multirate approach for designing low power DSP systems. Since the data rate in the multirate implementation is M-times
slower than the original data rate while maintaining the same throughput rate, we can apply this feature to either the low-power
implementation, or the speed-up of the DSP systems. This design methodology provides VLSI designers a systematic way to design
low-power DSP systems.
Keywords - Digital filtering, General LTI filter system, low power DSP, multirate approach.)

I.

Where,

INTRODUCTION

Pd is the power in Watts,

The reduction of power dissipation has become an
important issue in designing of any system. The power
dissipated by a digital system determines its heat and
lifetime, as well as battery life in case of portable
applications.
DSP is a major source of power
consumption, so it is a good target for power reduction
techniques. Many DSP applications have real-time
throughput requirements that must be met however, so
power reduction techniques must be used carefully to
ensure that the hardware is capable of meeting the
throughput requirements. Filtering is almost always the
first step in a cardiologic signal processing system. Once
the choice for a VLSI solution is made, analog filtering
is no longer a competitor in this application due to the
reasons that capacitors for low frequency filtering
purposes are too big for adequate hardware integration.
Hence digital filtering has to be used. In this paper a
systematic approach for the low-power design of a
general linear time-invariant (LTI) FIR/IIR system
based on the multirate approach is discussed.

Ceff is the effective switch capacitance in Farads,
V is the supply voltage in Volts,
f is the frequency of operations in Hertz.
Ceff combines two factors C, the capacitance being
charged/discharged, and the activity weighting α, which
is the probability that a transition occurs.
According to above equations,there are four ways to
reduce power:
a) reduce the capacitive load C,
b) reduce the supply voltage V,
c) reduce the switching frequency f
d) reduce the switching activity α.
Pipelining and Parallel Processing can be used to
reduce power consumption by operating the system with
lower supply voltage. Power can also be reduced by
reducing memory access. The single most effective
means to power-consumption reduction is clock gating
where all functional units which need not compute any
useful outputs are switched off by using gated clocks.
Use of multiple-supply voltages and a simultaneous
reduction of threshold and supply voltages are also
effective in reducing power consumption.

II. METHODOLOGY FOR LOW POWER
DESIGN
Dynamic energy consumption of CMOS circuitry is
given by the formula:
Pd = Ceff . V2 .f
Ceff = α . C
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III. MULTIRATE FILTER

spaced, zero value samples between each input sample.
While addingL-1 new samples between each input
sample increases the sample rate by a factor of L, it also
introduces images of the input spectrum into the
interpolated output spectrum at frequencies between the
original Nyquist frequency and the higher interpolated
Nyquist frequency. To mitigate this effect, the
interpolated signal must below pass filtered to remove
any image frequencies which will disturb subsequent
signal processing steps. A benefit of the interpolation
process is that the low pass filter maybe designed to
operate at the input sample rate, rather than the faster
output sample rate by using an FIR filter structure and
by noting that the input associated with the L-1 inserted
values has zero value.

There are many applications where it is desirable to
change the effective sampling rate in a sampled data
system. In many cases, this can be accomplished simply
by changing the sampling frequency to the ADC or
DAC. However, it is often desirable to accomplish the
sample rate conversion after the signal has been
digitized. The most common techniques used are
decimation (reducing the sampling rate by factor of M),
and interpolation (increasing the sampling rate by a
factor of L). The decimation and interpolation factors
(M and L) are normally integer numbers
IV. MULTIRATE SIGNAL PROCESSING FOR
FILTER DESIGN
Multirate Signal Processing consists of using
different sample rates within a system to achieve
computational efficiencies that are impossible to obtain
with a system that operates on a single fixed sample
rate. This leads to the concept of changing the sampling
rates downward (decimation) to a lower sampling rate;
filtering the signal and then changing the sampling rate
upward (interpolation) to the original sampling rate.
Reducing the sampling rate requires an anti-aliasing
filter prior to the decimation to a lower sampling rate.
Increasing the sampling rate requires an anti-imaging
filter after the interpolation. The two filters are specified
using the original low pass filter Specification. To
achieve any gain in computational efficiency, the two
filters must run at the reduced sampling rates.

V. THE DESIGN PROCEDURE

A. Decimation
A reduction in the sampling rate by factor M is
achieved by discarding everyM-1 samples or
equivalently keeping every Mth sample. While
discarding M-1 of every M input samples reduces the
original sample rate by a factor of M, it also causes
input frequencies above one-half the decimated sample
rate to be aliased into the frequency band from DC to
the decimated Nyquist frequency. To mitigate this
effect, the input signal must be low pass filtered to
remove frequency components from portions of the
output spectrum which are required to be alias free in
subsequent signal processing steps. A benefit of the
decimation process is that the low pass filter may be
designed to operate at the decimated sample rate, rather
than the faster input sample rate by using an FIR filter
structure, and by noting that the output samples
associated with the M-1 discarded sample need not be
computed.

Figure 1. Filter schematic
Given an LTI FIR/IIR system H(z) with order N and
decimation factor M, the design procedure is as
follows(see fig .2)
Step(a): Insert M - 1 unit delays after the transfer
function H(z).
Step(b): Replace the delay element with its equivalent
“delay chain perfect reconstruction system.”

B. Intepolation

Step(c): Move H(z) to the right till reaching the decima
tion operators.

An increase in sample rate (interpolation) by a
factor of L is achieved by insertingL-1 uniformly

Step(d): Merge the delay elements with the transfer func
tions.Group the resulting new transfer functions (H(z),
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z−1H(z) ,and z−2H(z)) with their associated decimation
operator.

grayscale image has only two values 0 and 1 so we
convert colour image into grayscale image.

Figure 4. image after interpolation
After conversion of colour image into grayscale
image, this input image is fed to the interpolation filter.
The interpolation filter samples each pixel and generates
new rows and columns thus, increasing the size of
image. This helps in improving the quality of the image
and effective transmission without much degradation
when frequency is reduced. This is then given to the
decimation filter.

Figure 2. flow diagram for system
VI. RESULT

Figure 3. original grayscale converted image
The original colour image is convertaed into
grayscale image. The colour image has 256 values and

Figure 5. output image
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The interpolated image is then given to decimation
filter where the frequency of the image is reduced by a
factor determined by the user. The reduction in
frequency helps in reducing the power dissipation.

REFERENCES
1.

Keshab K. Parhi, Fellow, IEEE “Approaches to
Low-Power Implementations of DSP Systems”
IEEE TRANSACTIONS ON CIRCUITS AND
SYSTEMS—I: FUNDAMENTAL THEORY
AND APPLICATIONS, VOL. 48, NO. 10,
OCTOBER 2001

2.

K. K. Parhi, VLSI Digital Signal Processing
Systems. New York: Wiley, 1999

3.

An- Yeu Wut , J. Ray Liu , Zhongying Zhang
Kazuo, Arun Raghupathy AT&T Bell
Laboratories, Murray Hili, NJ 07974, USA
“Low-Power Design Methodology For DSP
Systems Using Multirate Approach”

4.

A.-Y. Wu and K. J. R. Liu, “Algorithm-based
low power transform coding architectures,” in

VI. CONCLUSION
As there will become an increasing numbers of
portable, battery powered systems, more and more
attention will be focused on low-power design
techniques. At technological and architectural level
energy consumption can be decreased by reducing the
supply voltage, reducing the capacitive load and by
reducing the switching frequency. At system level, the
system designer can take advantage of power
management features where available, as well as
decomposed system architectures and programming
techniques for reducing power consumption In
conclusion, it is possible to design very efficient FIR
filters using multirate design methods. The only real
disadvantage is the complexity of the implementation
and design unless an automated design program is
available for use. These filters inherently have long
delays and are not suitable for applications where such
long delays are inappropriate. However, the
computational gain using this approach can be
significant compared to standard FIR filter design
methods.

Proc. IEEE Int‟l Conf. Acoust. Speech, Signal
Processtng, (Detroit), May 1995, pp. 3267-3270.
5.

P. P. Vaidyanathan, Multirate systems and filter
banks. Englewood Cliffs, NJ: Prentice Hall,
1993.

6.

A. P. Chandrakasan and R. W. Brodersen. Low
Power Digital CMOS Design. Kluwer Academic
Publishers, Norwell, MA,USA, 1995.

7.

A. V. Oppenheim and R. W. Schafer, Digital
Signal Processing, Prentice-Hall, 1975.



International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

102

Robust Framework for Evaluating Leakages of Highly Sensitive
Information in Public/Private Domain in Enterprise

Meenakshi A Patil, K Sundeep Kumar & Jitendranath. M
CMR Institute of Technology, Bangalore, India
E-mail : meenakshi.a.patil87@gmail.com, sundeepkk@yahoo.co.in & Jmungara@yahoo.com

Abstract - The proposed system highlights the critical issue of unauthorized leaking of data from the server of an organization or
even from a secure networking configuration in real time. With large witnesses of email leakages, organization are suffering form a
critical disturbing issue. The proposed system is designed with two modules e.g. distributors, who own digital content of various file
types, and agent, who will access the uploaded digital files for some specific official task. The proposed system focuses on an issue
that of the data distributor to the third parties are explored in a public or private domain then it is very challenging to find the real
culprit responsible for leaking data. The algorithms implemented using fake objects will improve the distributor chance of detecting
guilty agents. It is observed that by minimizing the sum objective the chance of detecting guilty agents will increase. We also
developed a framework for generating counterfeited objects.
Keywords-component; Data Leakage, counterfeit objects, Data Allocation strategy.

I.

powerful techniques that can detect and deter such
dishonest. We study unobtrusive techniques for
detecting leakage of a set of objects or records.
Specifically, we study the following scenario: After
giving a set of objects to agents, the distributor
discovers some of those same objects in an unauthorized
place. (For example, the data may be found on a web
site, or may be obtained through a legal discovery
process.) At this point the distributor can assess the
likelihood that the leaked data came from one or more
agents, as opposed to having been independently
gathered by other means. We develop a model for
assessing the “guilt” of agents. We also present
algorithms for distributing objects to agents, in a way
that improves our chances of identifying a leaker.
Finally, we also consider the option of adding “fake”
objects to the distributed set.

INTRODUCTION

Demanding market conditions encourage many
companies to outsource certain business processes (e.g.
marketing, human resources) and associated activities to
a third party. This model is referred as Business Process
Outsourcing and it allows companies to focus on their
core competency by subcontracting other activities to
specialists, resulting in reduced operational costs and
increased productivity. Security and business assurance
are essential for outsourcing. In most cases, the service
providers need access to a company's intellectual
property and other confidential information to carry out
their services. For example a human resources
outsourcing vendor may need access to employee
databases with sensitive information (e.g. social security
numbers), a patenting law firm to some research results,
a marketing service vendor to the contact information
for customers or a payment service provider may need
access to the credit card numbers or bank account
numbers of customers. The main security problem in
outsourcing is that the service provider may not be fully
trusted or may not be securely administered. Business
agreements for outsourcing try to regulate how the data
will be handled by service providers, but it is almost
impossible to truly enforce or verify such policies across
different administrative domains. Due to their digital
nature, relational databases are easy to duplicate and in
many cases a service provider may have financial
incentives to redistribute commercially valuable data or
may simply fail to handle it properly. Hence, we need

Traditionally, leakage detection is handled by
watermarking, e.g., a unique code is embedded in each
distributed copy. If that copy is later discovered in the
hands of an unauthorized party, the leaker can be
identified. Watermarks can be very useful in some
cases, but again, involve some modification of the
original data. Furthermore, watermarks can sometimes
be destroyed if the data recipient is malicious. E.g. A
hospital may give patient records to researchers who
will devise new treatments. Similarly, a company may
have partnerships with other companies that require
sharing customer data. Another enterprise may
outsource its data processing, so data must be given to
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John P. Vı´tkovsky [7] uses the genetic algorithm
(GA) technique in conjunction with the inverse transient
method to detect leaks and friction factors in water
distribution
systems.
A
continuous
variable
representation has been developed for the GA coding
scheme in this paper.

various other companies. We call the owner of the data
the distributor and the supposedly trusted third parties
the agents.
In our scenarios we have taken a set of 1000 objects
and requests from every agent are accepted. There is no
limit on number of agents, as we are considering here
their trust values. The flow of our system is given as
below: 1. Agent’s Request: Either Explicit or Implicit. 2.
Leaked dataset given as an input to the system. 3. The
list of all agents having common tuples as that of leaked
tuples is found and the corresponding guilt probabilities
are calculated. 4. It shows that as the overlap with the
leaked dataset minimizes the chances of finding guilty
agent increases. In section 2 we give an overview of
related work which identifies all the major research
work being done in this area. Section 3 highlights about
the proposed system. Implementation and results are
discussed in Section 4 followed by some concluding
remarks in Conclusion in Section 5.

S.Jenila et.al [8] the various traditional techniques
which are developed to detect leaked data could not be
beneficial to all processes. This method of creating
private objects provide improved results in finding the
data which are leaked as well as the agent who leaked
the data.
Naresh Bollam and Mr.V.Malsoru [9] present a
mechanism for proof of ownership based on the secure
embedding of a robust imperceptible watermark in
relational data. They formulate the watermarking of
relational database as a constraint optimization problem
and discuss efficient techniques to solve the
optimization problem and handle the constraint.
Polina Zilberman et.al [10] presents a new approach
for preventing emails “slip-ups” in organizations. The
approach is based on analysis of emails exchange
among members of the organization and identification
of groups of members that exchange emails with
common topics. Barbara Filkins & Deb Radcliff [11]
map these leakage points with regulations and best
practices. Protection mechanisms can be simplified by
breaking them into five major categories: classic
malware protections to prevent system infections,
enforceable access controls, encryption, filtering for
data sensitive data types being sent out of the
organization, and education. Xiaokui Shu [12] performs
extensive experimental evaluation on the privacy,
efficiency, accuracy and noise tolerance of our
techniques.

II. RELATED WORK
N. Sandhya et.al [1] focuses on detecting when the
distributor’s sensitive data has been leaked by agents,
and if possible to identify the agent that leaked the data.
They present a model for calculating “guilt”
probabilities in cases of data Leakage. They also present
algorithms for distributing objects to agents, in a way
that improves our chances of identifying a leaker
A. Shabtai et al. [2] designated data leakage
prevention solution is defined as a system that is
designed to detect and prevent the unauthorized access,
use, or transmission of confidential information.
Rudragouda G Patil [3] implements and analyzes a
guilt model that detects the agents using allocation
strategies without modifying the original data. The idea
is to distribute the data intelligently to agents based on
sample data request and explicit data request in order to
improve the chance of detecting the guilty agents.

Dídia Covas and Helena Ramos [13] focuses on
leakage detection and location in pipe networks based
on a recent and novel approach, known as inverse
transient analysis. Shachar Kaufman et.al [14] described
leakage as an abstract property of the relationship of
observational inputs and target instances, and showed
how it could be made concrete for various problems.
Sachiko Yoshihama et.al [15] proposes a fine-grained
application-level proxy to detect potential data leakage
risks.

Poonam Sahoo et.al [4] presents two methods to
handle such information leakage namely watermarking
and Identifying Guilty agent using probability. Unnati
Kavali et.al [5] implements and analyzes a guilt model
that detects the agents using allocation strategies without
modifying the original data. The guilty agent is one who
leaks a portion of distributed data. The idea is to
distribute the data intelligently to agents.

III. PROPOSED SYSTEM

Paolo Masci [6] proposes a technique to analyze the
compiled code of web applets before execution. The
technique is based on abstract interpretation. Data is
associated with security levels and an iterative analysis
is performed to trace information flows.

The proposed system consists of two prime
modules distributor and agent. The distributor
“intelligently” gives data to agents in order to improve
the chances of detecting a guilty agent. There are four
instances of this problem, depending on the type of data
requests made by agents and whether “counterfeit
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counterfeit objects, he could further enhance the
objective. The distributor’s data allocation to agents has
one constraint and one objective. The distributor’s
constraint is to satisfy agents’ requests, by providing
them with the number of objects they request or with all
available objects that satisfy their conditions. His
objective is to be able to detect an agent who leaks any
portion of his data.
The main aim of the project work is to detect when
the distributor’s sensitive data have been leaked by
agents, and if possible to identify the agent that leaked
the data. Then it is to estimate the likelihood that the
leaked data came from the agents as opposed to other
sources. After giving a set of objects to agents, the
distributor discovers some of those same objects in an
unauthorized place. At this point the distributor can
assess the likelihood that the leaked data came from one
or more agents, as opposed to having been
independently gathered by other means.
If the
distributor sees “enough evidence” that an agent leaked
data, he may stop doing business with him, or may
initiate legal proceedings. In this project we develop a
model for assessing the “guilt” of agents. We also
present proposed model for distributing objects to
agents, in a way that enhances the probability of
identifying a leaker. Finally, we also consider the option
of adding “counterfeit” objects to the distributed set.
Such objects do not correspond to real entities but
appear. If it turns out an agent was given one or more
counterfeit objects that were leaked, then the distributor
can be more confident that agent was culpable. The
prime purpose of this project is that a distributor has
given sensitive data to a set of supposedly trusted agents
(third parties).

sample

explicit

objects” are allowed. Agent makes two types of
requests, called sample and explicit. Based on the
requests the counterfeited objects are added to data list.
Counterfeit objects are objects generated by the
distributor that are not in set T. The objects are designed
to look like real objects, and are distributed to agents
together with the T objects, in order to increase the
chances of identifying agents that leak data. International
conference on Computational Vision and Robotics
(ICCVR), 17th -18th March, 2012 – Chandigarh

Counterfeit
Record

C

F

D

Figure 1. Data Leakage Issue

The Figure 1 represents four problem instances with
the names A, B, C, and D. Here A means combination
of explicit request for the case considering no
permission to counterfeited object. B means
combination of explicit request for counterfeited object,
C means combination of sample request for
counterfeited object, and D stands for sample request for
not permitting counterfeited objects. The distributor may
be able to add counterfeited objects to the distributed
data in order to enhance his effectiveness in detecting
culpable agents. Since, counterfeited objects may
influence the correctness of what agents do, so they may
not always be allowable. Use of counterfeit objects is
motivated by the use of “trace” records in mailing lists.
The distributor creates and adds counterfeit objects to
the data that he distributes to agents. In many cases, the
distributor may be limited in how many counterfeit
objects he can create. In problem considering explicit
request for use of counterfeited object, objective values
are initialized by agent’s data requests. Say, for
example, that T ={t1,t2} and there are two agents with
explicit data requests such that R1 = {t1 ,t2} and R2={t1}.
The distributor cannot remove or alter the R1 or R2 data
to decrease the overlap R1 \ R2. However, say the
distributor can create one counterfeited object (B = 1)
and both agents can receive one counterfeit object
(b1=b2=1). If the distributor is able to create more

Some of the data is leaked and found in an
unauthorized place (e.g., on the web or somebody’s
laptop). The distributor must assess the probability that
the leaked data came from one or more agents, as
opposed to having been independently gathered by other
means. We propose a data allocation strategy (across the
agents) that enhances the prospects of identifying
leakages. These methods do not rely on alterations of
the released data (e.g., watermarks).
In some cases we can also inject “practical but
forged” data records to further enhances the probability
of identifying leakage and identifying the guilty party.
Our goal is to detect when the distributor’s sensitive
data has been leaked by agents, and if possible to
identify the agent that leaked the data. The proposed
architecture is as shown below:
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Step 4: Create fake record

Agent Account

Manage
Account

Create Account

File management
(Upload/Download)

E-Mail API

Step 5: Add this fake record to the agent and also to
fake record set.

Secret key
formulation

Step 6: Decrement fake record from total fake record
set.
Algorithm makes a greedy choice by selecting the
agent that will yield the greatest improvement in the
sum-objective

Security Policy

Admin Account

Data Allocation Model

File security module

File Lock

Start

File unlock

Detect Data Leakers

Generate
data-sets
Web-Interface

Mobile Interface

Figure 2. Proposed Architecture

Add
fake
object

Login for
distribution

The proposed system focuses on identifying the
data leaker. So we propose to trace the source of the
leaker. The file is send to the agents in the form of email
attachments which need a secret key to download it.
This secret key is generated using a random function
and send to the agent either on the mobile number used
at registration or to the other global email service
account such as Gmail. Whenever the secret key
mismatch takes place the fake file gets downloaded. To
further enhance our objective approximation source
identity tracking is done of the system where fake object
is downloaded.

Index the objects

Agents receivers
objects

Check request
Initiate dataleakage

Estimate
probability

In case of explicit data request with fake not
allowed, the distributor is not allowed to add fake
objects to the distributed data. So Data allocation is fully
defined by the agent’s data request. In case of explicit
data request with fake allowed, the distributor cannot
remove or alter the requests R from the agent. However
distributor can add the fake object. In algorithm for data
allocation for explicit request, the input to this is a set of
request R1, R2,, ……, Rn from n agents and different
conditions for requests. The e-optimal algorithm finds
the agents that are eligible to receiving fake objects.
Then create one fake object in iteration and allocate it to
the agent selected. The e-optimal algorithm minimizes
every term of the objective summation by adding
maximum number bi of fake objects to every set Ri
yielding optimal solution. The algorithm for allocation
strategy is as follows:

Identify index of
fake-object

Apply allocation
strategy

Formulate
explicit data
request
Design sample
data request

Optimization

Apply agent
selection
Delete data
leakage

Step 1: Calculate total fake records as sum of fake
records allowed.

Stop

Step 2: While total fake objects > 0

Figure 3 Process Flow Chart of Proposed System

Step 3: Select agent that will yield the greatest
improvement in the sum objective
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IV. IMPLEMENTATION AND RESULTS
The proposed system is experimented on client
server experimental test bed considering 32 bit windows
OS with 1.84 GHz processor. The experiment has been
conducted over multiple computer peripheral which is
operated by two modules of the project work e.g. agent
and distributor; both connected in normal local area
network of 10 Mpbs. The user interface is designed on
java along with Apache Tomcat as web server. Intensive
use of JavaMail API is also used for the authentication
purpose at the time of accessing the privilege account of
agent. The results accomplished are as shown below:

Figure 6. File unlock mechanism
When the agent choose to download any file
content, he need to unlock it first. Activating th unlock
event means generation of secret key, which is securely
transmitted via JavaMail API to the email ID of the
agent

Figure 4. Display of cumulative files uploade by distributor

Figure 7. Leaked Files

Distributor uploads the authorized data and
classifies it with respect to unique File ID, username,
Name of File, Subject, and date of uploading.

Distributer will be able to visualize the total
numbers of files which have been leaked by third party
agent unauthorizedly. All the unique indexed file id
along with file name will be displayed to the distributer.

Figure 5. Visualization of File information by Agent

Figure 8. Name of data leakers

When the distributtor module will upload some
authorized digital contents or files to agent modules, an
latter can see the information of the cumulative files as
shown in Figure 5. The agent can select any file of their
choice and see the information e.g. filename, username,
subject, date and time of uploading, file format, as well
as size of file.

Once the distributors tracks the individual files
being leaked, the application instantly highlights the list
of all the unauthorized agents who were involved in data
leakage phenomenon. Hence, it can be seen how
efficiently unauthorized data leakers are being caught
very promptly.
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partially supported by the European Commission
through the Network of Excellence ReSIST (IST026764).

V. CONCLUSION
In doing a business there would be no need to hand
over sensitive data to agents that may unknowingly or
maliciously leak it. And even if we had to hand over
sensitive data, in a perfect world we could watermark
each object so that we could trace its origins with
absolute certainty. However, in many cases we must
indeed work with agents that may not be 100% trusted,
and we may not be certain if a leaked object came from
an agent or from some other source. In spite of these
difficulties, we have shown it is possible to assess the
likelihood that an agent is responsible for a leak, based
on the overlap of his data with the leaked data and the
data of other agents, and based on the probability that
objects can be “guessed” by other means. Our model is
relatively simple, but we believe it captures the essential
trade-offs. The algorithms we have presented implement
a variety of data distribution strategies that can improve
the distributor’s chances of identifying a leaker. We
have shown that distributing objects judiciously can
make a significant difference in identifying guilty
agents, especially in cases where there is large overlap
in the data that agents must receive.

[7]

[8]
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Abstract - Generally students’ performance in studies is depending on the attendance. There is a need to develop system that reduces
burden in analyzing the attendance and enhance smooth functioning of schools, colleges and universities and to help the parents. The
most common activities in educational organizations include identification of student (by ID card), maintenance of student
attendance, issuing of library books (by library card) etc., that are carried out with different identification systems. Every parent is
busy with their routine duties and is worried about whether his/her child has safely reached the College or not. To assist and solve
the problems, SSMT gives the solution using Radio-Frequency Identification (RFID) technology a passive tag (tagged to student Id)
that verifies student details in the database and finalizes the attendance only after matching the fingerprint of student using the
biometric fingerprint scanner. Fingerprint matching is done by a novel fingerprint matching algorithm using both ridge features and
conventional minutiae feature to increase the recognition performance against nonlinear deformation in fingerprints. Through SMS
(short message service) the attendance report of a student stored in the database is sent to his/her guardian using GSM (Global
System for Mobile Communication) to intimate the daily status of their child. The same RFID card can also be used for other
functionality of the university like the library card for issuing of books. SSMT comprises of website through which staff, guardian
and student can view the status of attendance and location of student (using RFID transponder).
Keywords-: RFID, Biometrics, attendance, Multitasks, ridge features, minutiae feature.

I.

transponder will detect and store the student’s last
known position in the database. The software managing
all these will be designed using VB.net and the website
using ASP.net which will share a common database of
Ms SQL. The complete process will be automated and
no one needs to be monitoring the system. If a failure
occurs for example a RFID transponder is not
functioning properly then the system using the GSM
modem will send a SMS to the person in-charge of the
system to go and handle the problem with that RFID
transponder.

INTRODUCTION

Smart System for Multitasking (SSMT) focuses on
implementing multitasks in educational organizations
using RFID, Bio-metric, GSM Modem with .Net
framework [1]. An RFID system comprises three
components that is an antenna, a transceiver and a
transponder (Figure 1). The antenna uses radio
frequency waves to transmit a signal that activates the
transponder. When activated, the RFID tag with unique
ID transmits data back to the antenna. Using the RF the
RFID tag can be read by the RFID reader. Biometric is
used to scan the fingerprint for uniquely identifying a
student. Fingerprint matching is done by a novel
fingerprint matching algorithm using both ridge features
and minutiae features. In this system we will recording a
template of the student fingerprint in the database with a
specific RFID tag ID and when this fingerprint is
verified once in the whole day his attendance will be
finalized and stored in the database so that student
cannot fool the system by giving his ID card to his
friends in their absence to college. If the student’s
fingerprint is not identified he will be sent a warning
SMS thirty minutes before closing time of the university
and if not verified the student and the guardian will be
informed that the student was not present and was trying
to cheat the system. There will RFID transponders
installed in every classroom, laboratory, staffrooms,
libraries etc. and when a student enters any of them the

Figure 1: RFID system
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On the website there will be the map on the
university and if you drill down to a particular
classroom or laboratory then you will be able to see the
number of student present out there. A search feature
will also be provided through which by just entering the
roll number of a student his position will be mapped.
This feature will also be available by SMS that is you
can locate a particular student by just sending the roll
number of the student to the mobile number which is in
the GSM modem and when the SMS is received by the
GSM modem it will pass it to the server, the server
application will look for its last position and pass the
data to the GSM modem which will forward it back to
the number it came from. By managing the database
easily we can figure out a student attendance and
biweekly the guardian will be emailed a detailed report
of the attendance and if the student is lacking behind the
attendance criteria he will be informed on a weekly
basis to cover up his attendance. The complete overview
of the process is also explained in Figure 2.

Figure 3: Passive RFID system

II. THE FUNDAMENTALS OF RFID
RFID is commonly used to transmit and receive
information without wires. RFID readers and tags
communicate through a distance using radio waves.
There are a lot of advantages in RFID system, included
their price, size, memory capacity and their capability.
The pure memory-based RFID chip without a coprocessor is cheap, and its footprint is small and usually
use in car immobilizer applications where the IC has to
fit in a tiny glass tube buried in the key. RFID fast
processing speed is also essential. There are many
different types of RFID systems, and it's important to
choose the right type of RFID system for a particular
application. The vast majority of RFID tags or
transponders use a silicon microchip to store a unique
serial number and usually some additional information.
There are two broad categories of RFID systems –
passive (figure 3) and active (figure 4) systems [3].

Figure
4: Active RFID system
Radio frequencies of these systems range from very
low frequency (VLF), which has a range of 10 to 30
kHz, to extremely high frequency (EHF), which has a
range of 30 to 300 GHz. These frequencies are grouped
into four basic ranges and are given in Table 1.

Table 1: RFID Frequencies
III. THE IMPORTANCE OF BIOMETRICS
Biometric is a method for uniquely identifying
human being based on some physical characteristic and
in this system we will be using the fingerprint. The
fingerprint is an impression left by friction ridges of a
human finger. Fingerprint image capturing is considered
to be one the most critical step in an automated

Figure 2: Overview of the System
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authentication system [6]. It needs to be of high a high
quality image and the basic idea is to measure the
distance between ridges and valleys. There are two
major categories of fingerprint scanner that are solidstate fingerprint and optical fingerprint readers for this
system we will be using a optical fingerprint system
which connected to the system using an universal serial
bus (USB 2.0) .The top layer of the sensor, where the
finger is placed, is known as the touch surface. Beneath
this layer is a light-emitting phosphor layer which
illuminates the surface of the finger. The light reflected
from the finger passes through the phosphor layer to an
array of solid state pixels (a charge-coupled device)
which captures a visual image of the fingerprint. A
scratched or dirty touch surface can cause a bad image
of the fingerprint. A disadvantage of this type of sensor
is the fact that the imaging capabilities are affected by
the quality of skin on the finger [5].
IV.

in-charge will be informed by a SMS to check the
particular RFID transponder.
1} Advantages of RFID Versus Barcodes
RFID tags and barcodes both carry information
about products. However, there are important
differences between these two technologies:


Barcode readers require a direct line of sight to the
printed barcode; RFID readers do not require a
direct line of sight to either active RFID tags or
passive RFID tags.



RFID tags can be read at much greater distances.
The range to read a barcode is much less, typically
no more than fifteen feet.



RFID readers can interrogate, or read, RFID tags
much faster; read rates of forty or more tags per
second are possible. Reading barcodes is much
more time-consuming; Barcode readers usually take
a half-second or more to successfully complete a
read



Line of sight requirements also limit the ruggedness
of barcodes as well as the reusability of barcodes.
RFID tags are typically more rugged, since the
electronic components are better protected in a
plastic cover. RFID tags can also be implanted
within the product itself, guaranteeing greater
ruggedness and reusability.



Barcodes have no read/write capability. RFID tags,
however, can be read/write devices; the RFID
reader can communicate with the tag, and alter as
much of the information as the tag design will
allow. . [2]

THE NEED OF GSM MODEM

A GSM modem is a specialized type of modem
which accepts a SIM card, and operates over a
subscription to a mobile operator, just like a mobile
phone. From the mobile operator perspective, a GSM
modem looks just like a mobile phone [7]. When a GSM
modem is connected to a computer, this allows the
computer to use the GSM modem to communicate over
the mobile network. While these GSM modems are most
frequently used to provide mobile internet connectivity,
many of them can also be used for sending and
receiving SMS and MMS messages. A GSM modem
can be a dedicated modem device with a serial, USB or
Bluetooth connection, or it can be a mobile phone that
provides GSM modem capabilities.
V . THE ROLE OF RFID IN ATTENDANCE
SYSTEM

V I. THE ROLE OF BIOMETRICS IN
ATTENDANCE SYSTEM

In the attendance system we will be using passive
tags in the ID cards of the students and there will be a
RFID transponder at the university gate when the
student enters the university gate then the transponder
will detect the RFID passive tag in the students ID card
and will forward it to the server which will detect that
this information has been received first time for the day
and has been received from the transponder which is at
the gate, it will then look for the students mobile number
and the guardians mobile number and SMS them that
they have been detected and that they have reached
respectively. RFID transponders will also be present in
each classroom, laboratory, libraries, staffrooms etc. and
when the student enters the server will be informed and
will be stored in the database same will occur on exiting.
The server will also ping all the RFID transponders
regularly to check if they are properly working or not. If
the RFID transponder does not respond then the person

In this system we will be using a fingerprint scanner
as the biometric device. Fingerprint is an unique human
characteristic and hence this will be used in the
attendance system to make it fool proof. This will be
installed at a secure location where the student needs to
get the finger swiped once in the day to make sure that
the student himself is present. When the student will
swipe the finger which would be same as the one which
was swiped while registering than the swiped finger will
be matched with the finger database, once matched the
attendance of the student for the day will be finalized
and stored completely. The student will be notified by a
SMS for the confirmation of the same. For this we will
be using an optical finger print scanner.
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to skin distortions. This distortion is an inevitable
problem since it is usually associated with several
parameters [13], [14], including skin elasticity,
nonuniform pressure applied by the subject, different
finger placement with the sensor, etc.

A. Advantages:
i. Physical resistance: they are physically more resistant
than systems based on semi-conductors, in terms of
resistance to impacts, scratches, corrosion and
durability. This resistance is very useful for outdoor
systems
ii. Maintenance low costs: fingerprint recognition
systems based on semi-conductors chips have
greatest maintenance costs due to its fragility.
iii. Non-electrostatic problems: semi-conductor systems
are susceptible to electrostatic energy damages.
Moreover, electrostatic energy can start a fire
B.

Disadvantages:

A disadvantage of this type of sensor is that the
image capturing capabilities are affected by the skin
quality of the finger. For example, a maker or dirty
finger is difficult to be captured properly. It is also
possible for an individual to erode the outer layer of skin
on the fingertips till a point where the fingerprint is no
longer visible. It can be fooled by an image of the
fingerprint if it is not connected with a live finger
detector. [6].

Figure: Example of skin distortions
VII .THE ROLE OF GSM MODEM IN
ATTENDANCE SYSTEM
In the system we will be using a GSM Modem to
send and receive SMS. When the student enters the
campus of the university then the student will be
notified a welcome message for the confirmation that
the student was detected and a SMS to the guardian
notifying the arrival of the ward. The same will occur
when the student leaves the gate. This will only occur
once a day and not as many times the student enters or
leaves the gate. The welcome message and the exit
message will only occur after the server matches it with
the student’s time table of the university.

1) Fingerprint Matching Algorithm:
This paper introduces a novel fingerprint matching
algorithm using both ridge features and the conventional
minutiae feature [12] to increase the recognition
performance against nonlinear deformation in
fingerprints. The proposed ridge features are composed
of four elements: ridge count, ridge length, ridge
curvature direction, and ridge type. These ridge features
have some advantages in that they can represent the
topology information in entire ridge patterns existing
between two minutiae and are not changed by nonlinear
deformation of the finger. For extracting ridge features,
we also define the ridge-based coordinate system in a
skeletonized image. With the proposed ridge features
and conventional minutiae features (minutiae type,
orientation, and position), we propose a novel matching
scheme using a breadth-first search to detect the
matched minutiae pairs incrementally. Following that,
the maximum score is computed and used as the final
matching score of two fingerprints. The proposed ridge
feature gives additional information for fingerprint
matching with little increment in template size and can
be used in conjunction with existing minutiae features to
increase the accuracy and robustness of fingerprint
recognition systems.

The GSM modem will also be used in the locating
service of a student when a SMS is sent in a particular
format for example search space roll number then the
GSM Modem will transfer it to the server and the server
as programmed will look up the database for the roll
number last recorded position and message back the
location of the student on the same number.
VIII .

THE RFID FOR LIBRARY

The RFID tag itself acts as a library card for the
manipulation of all activities in the library. RFID is a
combination of radio-frequency-based technology and
microchip technology. The student information
contained on microchips in the RFID tags helps to
identify the student and enhances proper functioning of
library.

The nonlinear distortions, presented in touch-based
fingerprint sensing, make fingerprint matching more
difficult. As shown in below figure, even though these
two fingerprint images are from the same individual, the
relative positions of the minutiae are very different due

The other use of RFID is to replace the barcodes on
library items. The tag can contain identifying
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information or may just be a key into a database. An
RFID system may replace or supplement bar codes and
may offer another method of inventory management and
self-service checkout by patrons. It can also act as a
security device, taking the place of the more traditional
electromagnetic security strip.

iii. Simplified Development Efforts:
In Web applications, a developer with classic ASP
needs to present data from a database in a Web page. He
has to write the application logic (code) and presentation
logic (design) in the same file. ASP.NET and the .NET
Framework simplify development by separating the
application logic and presentation logic making it easier
to maintain the code. The design code (presentation
logic) and the actual code (application logic) is written
separately eliminating the need to mix HTML code with
ASP code. ASP.NET can also handle the details of
maintaining the state of the controls, such as contents in
a textbox, between calls to the same ASP.NET page.
Another advantage of creating applications is
debugging.

Since RFID tags can be read through an item, there
is no need to open a book cover or DVD case to scan an
item, and a stack of books can be read simultaneously.
Book tags can be read while books are in motion on a
conveyor belt, which reduces staff time. This can all be
done by the borrowers themselves, reducing the need for
library staff assistance. With portable readers,
inventories could be done on a whole shelf of materials
within seconds.

The .NET Framework simplifies debugging with
support for Runtime diagnostics. Runtime diagnostics
helps you to track down bugs and also helps you to
determine how well an application performs. The .NET
Framework provides three types of Runtime diagnostics:
Event Logging, Performance counters and tracing.

IX . THE NEED OF .NET FRAMEWORK IN SSMT
The server application will be built using Vb.net
and the website will be built using Asp.net as integrity
between them is very strong.
A. Advantages of .Net Framework

iv. Easy Application Deployment and Maintenance:

i.

The .NET Framework makes it easy to deploy
applications. In the most common form, to install an
application, all you need to do is copy the application
along with the components it requires into a directory on
the target computer. The .NET Framework handles the
details of locating and loading the components an
application needs, even if several versions of the same
application exist on the target computer.

Consistent Programming Model :

With .NET accessing data with a VB .NET and a
C# .NET looks very similar apart from slight syntactical
differences. Both the programs need to import the
System. Data namespace, both the programs establish a
connection with the database and both the programs run
a query and display the data on a grid [10].
The .NET example explains that there's a unified
means of accomplishing the same task by using the
.NET Class Library, a key component of the .NET
Framework. The functionality that the .NET Class
Library provides is available to all .NET languages
resulting in a consistent object model regardless of the
programming language the developer uses.
ii.

X . CONCLUSION AND FUTURE WORK
This paper demonstrates how an automation of
attendance system and multi tasks can be implemented
using RFID, Biometric, and GSM Modem with .Net
Framework in a university or an educational institution.
The limitation in this system is the location of the
student will only by known till the student is in campus.
The future enhancements in the system can be that the
doors of the classrooms, laboratories etc. are managed
by the system itself and are unlocked and locked
accordingly. Software can be made for the mobile
phones and then using the mobile phones GPS (Global
Positioning System) the location of the student can be
known all over the place and not only the campus.

Direct Support for Security :

When an application accesses data on a remote
machine or has to perform a privileged task on behalf of
a non-privileged user, security issue becomes important
as the application is accessing data from a remote
machine. With .NET, the Framework enables the
developer and the system administrator to specify
method level security.
It uses industry-standard protocols such
XML, SOAP and HTTP to facilitate
application communications. This makes
computing more secure because .NET
cooperate with network security devices
working around their security limitations.

as TCP/IP,
distributed
distributed
developers
instead of
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Abstract - To increase data rate of wireless medium with higher performance, OFDM (orthogonal frequency division multiplexing)
is used. Here DWT (Discrete wavelet transforms) is adopted in place of FFT (Fast Fourier transform) for frequency translation.
Modulation schemes such as 16-QAM (Quadrature amplitude modulation) have been used in the development of OFDM system
using DWT. In this paper, I propose a DWT-IDWT based OFDM transmitter and receiver .It has been proven that all the wavelet
families better over the IFFT-FFT implementation.. The wavelet filter used in the project is Bi-orthoganal (9,7) with N=2. The
Project also include implementation of Digital Up Converter and Digital Down Converter at the transmitter and receiver part
respectively. The project is implemented on FPGA by designing using Verilog HDL and System Generator.
Key words : QAM,DWT/IDWT,Digital Up Converter, Digital Down Converter, FPGA.

I.

INTRODUCTION

Filter(HPF) operating as Quadrature Mirror Filters
satisfying perfect reconstruction and orthonormal bases
properties. The transform uses filter coefficients as
approximate and detail in LPF and HPF respectively.
The approximated coefficients is sometimes referred to
as scaling coefficients, whereas, the detailed is referred
to wavelet coefficients [3]. Sometimes these two filters
can be called sub-band coding since the signals are
divided into sub-signals of low and high frequencies
respectively.

An Orthogonal Frequency Division Multiplexing
(OFDM) system is a multi-carrier system which utilises
a parallel processing technique allowing the
simultaneous transmission of data on many closely
spaced, orthogonal sub-carriers. Inverse fast Fourier
transform (IFFT) and fast Fourier transform (FFT) in a
conventional OFDM system are used to multiplex the
signals together and decode the signal at the receiver
respectively. The system adds cyclic prefixes (CP)
before transmitting the signal. The purpose of this is to
increase the delay spread of the channel so that it
becomes longer than the channel impulse response. The
purpose of this is to minimize inter-symbol interference
(ISI). However, the CP has the disadvantage of reducing
the spectral containment of the channels. multimedia
systems, medical imaging, pay-TV & military
communication .By using the transform, the spectral
containment of the channels is better since it does not
use CP [1], [2], [4], [5]. Digital Up Converters (DUC)
and Digital Down Converters (DDC) are key
components of RF systems in communications, sensing,
and imaging.
II.

The transceiver of DWT-OFDM is shown in Figure.
1. In the top part, the transmitter first uses a digital
modulator (i.e 16 ¡ QAM) which maps the serial bits into
symbols converting dk into Xm, within N parallel data
stream Xm(i) where Xm(i)j0 · i · N ¡1.
The main task of the transmitter is to perform the
discrete wavelet modulation by constructing orthonormal wavelets. Each Xmi is first converted to serial
representation having a vector XX which will next be
transposed into CA. This mean that CA not only its
imaginary part have inverting signs but also its form is
changed to a parallel matrix. Then, the signal is upsampled and filtered by the LPF coefficients or namely
as approximated coefficients. Since our aim is to have
low frequency signals, the modulated signals XX
perform circular convolution with LPF filter whereas the
HPF filter also perform the convolution with zeroes
padding signals CD respectively. Note that the HPF

WAVELET-BASED OFDM (DWT-OFDM):

One type of wavelet transform is namely as
Discrete Wavelet Transform OFDM (DWT-OFDM). It
employs Low Pass Filter (LPF) and High Pass
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The lifting scheme algorithm can be described as
follow:

filter contains detailed coefficients or wavelet
coefficients. Different wavelet families have different
filter length and values of approximated and detailed
coefficients.

i. Split step: The original signal, X (n), is split into odd
and even samples (lazy wavelet transforms).
ii. Lifting step: This step is executed as N sub-steps
(depending on the type of the filter), where the odd and
even samples are filtered by the prediction and update
filters, Pn(n) and Un(n).
iii. Normalization or Scaling step: After N lifting steps,
a scaling coefficients K and 1/K are applied respectively
to the odd and even samples in order to obtain the low
pass band (YL(i)), and the high-pass sub-band (YH(i)).
Figure. 7 illustrates how the lifting scheme can be
implemented using these steps. The diagram shows the
lifting scheme for Daubechies (9, 7) bi-orthogonal filter.
The lifting scheme algorithm to the (9, 7) filter is
applied as:
i. Split step

Figure : 1 The proposed model of DWT-OFDM for
substituting into the Inverse and Forward Transforms.

Xe _ X(2i) Even Samples ------(1)
Xo _ X(2i+1) Odd Samples ----(2)

III. LIFTING BASED DWT ARCHITECTURE:

ii. Lifting Steps

Lifting scheme is used for the development of
architecture. Here N=2 means, we will be having two
stages of lifting scheme i.e predict1, update1 and in
second stage predict2, update2.The main feature of the
lifting-based wavelet transform is to break-up the high
pass and the low pass wavelet filters into a sequence of
smaller filters. The lifting scheme requires fewer
computations so the computational complexity is
reduced. The lifting-based wavelet transform basically
consists of three steps, which are called split, lifting, and
scaling, respectively, as shown in Figure 2. The basic
idea of lifting scheme is first to compute a trivial
wavelet (or lazy wavelet transform) by splitting the
original 1-D signal into odd and even indexed sub
sequences, and then modifying these values using
alternating prediction and updating steps.

For (9, 7) filter, N=2
Predict P1: D(i) = Xo(i) + a [Xe(i) + Xe(i+1)] ...(3)
Update U1: S(i) = Xe(i) + b [D(i-1) + D(i)] ...... (4)
Predict P2: YH(i) = D(i) + c [S(i) + S(i+1)] ..........(5)
Update U2: YL(i) = S(i) + d [YH(i-1) + YH(i)] ....(6)
iii. Scaling Step
YH(i) = K YH(i) ----------------------------------------(7)
YL(i) = 1/K YL(i)---------------------------------------(8)
Where a=-1.586134342, b=-0.0529801185,
c=0.882911076, d=-0.443506852, and
K=1.149604398.These fractional values are multiplied
by a factor of 128 to convert them
to decimal values.
Just reverse operation of this with corresponding sign
change is carried out to compute IDWT.
IV. DIGITAL UP CONVERTERS AND DIGITAL
DOWN CONVERTERS:
Digital Up Converters (DUC) and Digital Down
Converters (DDC) are widely used in communication
systems for scaling the sample rate of signals. Digital up
conversion is required when a signal is translated from
baseband to intermediate frequency (IF) band. Digital
down conversion happens when a signal is converted

Figure 2: The lifting scheme implementation of 1DDWT .
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from intermediate frequency band to baseband. DUCs
and DDCs typically include frequency shifting using
mixers, in addition to sampling rate conversion. The
structure of a DUC or DDC depends mainly on the
conversion ratio that is required.

As shown in Figure 8, the input signal is first mixed
with the IF frequency sine and cosine outputs from the
NCO.
This creates multiply replicated base band
frequency response spectrum. The filter chain that
follows the mixer reduces the sampling rate and
performs low pass filtering to remove the spectral
replications and to yield the correct base band spectrum.
In Figure 8, the notations D4, D2 and SR are used to
denote decimation by 4, decimation by 2 and single rate
filters, respectively. The first filter in the chain is a
decimation by 4 FIR filter (FIR D4) which reduces the
sampling rate by 4 and performs low pass filtering. The
pass band to stop band transition is not sharp for this
filter. The second stage is a decimation by 2 FIR filter
(FIR D2) with a moderate transition band.

Digital up converter (DUC) translates the base band
signal to a higher frequency band. This is done by first
up-sampling the base band signal to the required
sampling frequency and then mixing it with a highfrequency carrier.
A functional block diagram of the DUC is given in
Figure 3.

V. SYSTEM DESIGN
Figure 3: Functional block diagram of the DUC
The DUC has two identical paths, one for the Iinput and the other for the Q-input. For this reason, it is
also referred to as a complex DUC. The base band
signal is first up-sampled to the IF frequency of 89.6
Msps before mixing with an NCO output to produce the
spectrum centered around the desired modulation
frequency. The sampling rate of the input signal is
assumed to be 11.2 Msps. This signal has to be upsampled by a factor of 8 to achieve a sampling rate of
89.6 Msps. This up-sampling can be done in many
different ways. For example, there can be a single
interpolation filter that performs up-sampling by 8 or
there can be three interpolation filters connected in
cascade, each performing an up-sampling by a factor of
2. For a FPGA implementation, smaller resource
utilization is achieved by appropriately factoring the
interpolation filters to more than one stage.

Figure 5 : Overview of the design
Figure 5 shows the design overview where the input
given to QAM modulator which generate the I and Q
values for the Inverse dwt, later sending it to the digital
upconverter. To bring back the baseband signal at the
receiver end, signal is down converted and passed to
DWT ,later to Demodulator of QAM.
Here QAM Modulator/Demodulator,IDWT/DWT is
written using the verilog HDL ,the digital down
converter and Up converter by using the system
generator Modeling. The overall design is as shown in
Figure 6,whereas the QAM and DWT Hdl are included
in black box.

The digital down converter (DDC) performs the
reverse function of that of a DUC. It converts a signal
from the IF band to the base band. The DDC is built
using a structure similar to the DUC, but it uses
decimation filters instead of interpolation filters and
they are connected in the reverse order of the DUC.
A functional block diagram of the DDC is shown in
Figure 4.

Figure 6: system implementation using system
generator.

Figure 4: Functional Block Diagram of the DDC
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VI. RESULTS :
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The Design for the DWT based OFDM is simulated
and verified using ModelSim Simulator and
implemented using Virtex II Pro FPGA board. The
outputs is almost accurate that of the input at receiver
end. The Hardware utilization for the design is as shown
in the Table 1.
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Table 1 : Device Utilization Summary.
VII. CONCLUSION
In this design of OFDM using DWT/DUC/DDC ,it
is clear that the usage of cyclic prefix can be avoided
and the bandwidth efficiency can be improved, the
baseband signal can be upconverted and down converted
and is implementable on FPGA.
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Abstract - The capacity of Wireless Mesh Networks is affected by many factors such as network architecture, network topology,
traffic pattern, network node density, number of channels used for each node, transmission power level, and node mobility etc. Mesh
nodes rely on power-consumption constraints, Mesh routers usually not strict constraints on power consumption. Mesh clients entail
power efficient protocols and requires its communication protocols to be power efficient. Thus routing protocols for mesh routers
may not be appropriate for mesh clients, because power efficiency is the primary concern.
In this paper, the design of
Power management in Wireless Mesh Networks as a critical assignment to improve network performance has been addressed along
with the spectrum spatial-reuse factor. Lower transmission power level reduces the possibility of detecting a potential interfering
node etc., thus the goal of power management for Wireless Mesh Network varies. Power management aims to control connectivity,
interference, spectrum spatial-reuse, and topology. Accordingly, power management schemes are closely coupled with media access
control protocols..

I.

multiple network interface cards (NICs) and thus can
operate on multiple radios with enough bandwidth. The
links among the MRs have much higher data rates than
those between the APs and associated stations.

INTRODUCTION

WMNs consist of mesh routers, mesh clients and
gateways. Mesh router contains additional routing
functions to support mesh networking to improve the
flexibility [1]. A wireless mesh router achieves the same
coverage with much lower transmission power through
multi-hop communications. In wireless networks, radio
transmissions may have different powers. This directly
affects medium contention, packet delay, and network
throughput and energy consumption. The adjustment of
both parameters would allow the network to improve its
performance. In several states of affairs, network selforganization based on power control [2] optimizes
network topology, minimize the interference between
neighboring nodes, and improves the network capacity.

Intricacy of MAC protocols, based on directional
antennas look at cost, system complexity, and
expediency of fast steerable directional antennas. The
set of schemes is developed for the purpose of reducing
power consumptions reduce exposed node problem,
especially in a dense network, and thus, improve the
spectrum spatial-reuse factor in WMNs. However,
hidden nodes [3] still exist and may become worse in
topology control and/or power control. Curtailing the
energy consumption in wireless networks is been the
subject of a surplus of research work in the past years,
escort to number of techniques to minimize the energy
consumption have been proposed in different areas of
wireless networking topology control.

In a WMN number of stationary wireless mesh
routers (MRs) commonly form a wireless backbone
network, which provides network service to various
wireless mobile terminals or stations. An MR acts as an
access points (AP) for its associated mobile stations and
an intermediate router for other MRs. Compared to the
existing wireless networks such as WLANs, WMNs
provide connectivity over a larger area with better link
quality and scalability, although also built on the IEEE
802.11 technologies [1,2].

The interference among the nodes directly impacts
the spectrum spatial-reuse factor, if a single channel is
used in a network node. Increasing the spectrum spatialreuse efficiency [4] decreases the interference by
reducing transmission power level. Pliability reduces
spectrum efficiency, thus decreasing the data rate.
Besides varying the data rate, rate adaptation influences
the occupation of the medium, as frames transmitted at a
lower data rate will demand longer transmission times.

Consequently, the typical applications of WMNs
are community or neighborhood networks, enterprise
networks, metropolitan area networks, etc., Advantages
of WMNs are that APs are usually equipped with

Larger number of contending users leads to lower
throughput and longer access delay due to more
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collisions with larger cell coverage. Wireless relay link
decreases the data rates with greater distance between
two access points, achieving optimal throughput, delay
and coverage of each access point [5].

Analytical models accent the gained performance of
networks with no CSMA/CA based networks routing
protocols for dynamic modulation and transmission
power. Instantiated enhancements over the DSDV
routing protocol and contrast through existing TPCaware protocols Cluster POW, CONSET resulted in
improved throughput, and latency of flows. Future scope
includes radio models with fast fading and to increase
the cooperation among layers in order to reduce the
number of unnecessary route reconstructions.

II. POWER OPTIMIZATION STRATEGY
In this section, we discuss energy efficient routing
protocols in wireless mesh networks with power control.
Typically, radio interfaces offer several different
transmission rates that the neighbor discovery algorithm
coupled with the routing algorithm are not able to
exploit. Indeed, different data rates have different
transmission ranges[6]; the lower the rate, the larger the
range. Paths are usually set up by using broadcast
messages sent at minimum rate, which may create routes
formed by links that do not support higher rates.
Furthermore, routing algorithms do not take into
account the interference they produce on a certain
region of the network when they use a certain path to
transmit packets, and a certain power at each hop.

In WMNs, according to power consumption and
transmission delay can be reduced during data
transmission during selection of path have high
transmission bandwidth or a high delivery rate of
packets. The signal strength of the received packets and
contentions in the contention-based MAC layer are the
two factors in [10] influence the transmission
bandwidth.
Ching-Wen Chen∗, Chuan-Chi Weng [11] proposed
routing protocol, MTPCR and analyzed two classical
routing protocols, AODV and DSR; two power-aware
routing protocols, MMBCR and xMBCR; and one
multiple path routing protocol, PAMP. The comparisons
made in terms of throughput of path, power
consumption in path discovery, power consumption in
data transmission, and network lifetime with best
results.

A power management scheme [7] usually depends
on the synchronized time to determine when a network
node needs to be turned on/off according to certain
performance criteria. For WMNs, MAC protocols are
usually difficult to realize since network nodes are not
precisely synchronized. Departed sector can be
eliminated by adjusting power levels of routers are too
cumbersome to achieve satisfactory performance. As a
consequence, various power control mechanisms are
commonly urbanized to improve the network capacity,
allocate the limited number of radio channels efficiently
while mitigating the co-channel inference. Protocols
must be designed to enable the network to be as
autonomous as possible to intellect power management.

Minimum Transmission Power Consumption
Routing protocol (MTPCR)[12] selects the path with
minimum power consumption for data transmission. In
addition, to prevent the transmission bandwidth of the
routing path decreases because of the mobility of the
nodes, results in a large amount of power consumption
during data transmission.

However, literature on channel assignment and
routing has been investigated [8] to minimize the energy
consumption of wireless mesh networks. The channel
assignment problem in WMNs aims to minimize some
network-wide measure of interference and does not
study the channel assignment problem and the routing
problem.

III. POWER UTILIZATION TECHNIQUES
Power is one of the critical concerns in a wireless
network, owing to mobility node. The amount of
mobility controls the lifetime of the node battery means
longer mobility time more the power consumption of the
node’s battery. Thus, a good wireless routing
approaches in [13, 14] tradeoff between power
consumption and mobility. To reduce power
consumption, different strategies have been proposed by
Power-aware RA [15]. In a multi-hop network, any
intermediate node depends on its battery power, once
battery drains out, then the routing process should
reroute the traffic which used to pass through this node.
Hence, minimizing the power consumption of a node is
important to stabilize the network and reduce its cost.
Various routing algorithms for wireless mesh networks
is been listed [15] as Infra-Structure AODV for
Infrastructured Ad-Hoc networks (ISAIAH) saves the
power by selecting routes that pass through Power Base

Daniel F. M, Aldri L., L.H.A.Correia, José M. N,
G.Pujolle [9] proposed routing protocols to cope
transmit power control and rate adaptation evaluates
extensions to enhancements applied to any link state or
distance vector routing protocols in a scalable way. An
evaluation considering node density, node mobility and
link error show that TPC- and RA-aware routing
algorithms improve the average latency and the end-toend throughput, while consuming less energy than
traditional protocols. Such TPC and RA routing
protocols outperforms limitation of single hop and focus
on energy consumption, ignoring end-to-end latency and
throughput.
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Stations (PBSs) as a substitute of mobile nodes [18],
Power-Aware Routing Optimization (PARO) increases
the path length to reduce the total transmission power
and endeavor to reduce the individual hop’s distance by
sacrificing the path length to conserve power [19],
Energy Aware Dynamic Source Routing Protocol
(EADSR) [17], Power-Aware Multi-Access Protocol
with Signaling (PAMAS) [20] and Dynamic Source
Routing Power-Aware (DSRPA) [16] routing protocol
controls the battery usage based on the reliable activities
of a node, manages the distribution of power at the
network to compromise between connectivity and power
consumption. Process of transmitting or receiving data
packets by Powering off nodes that are not contributing
in a network is achieved.

APs that can hear each other form an RF group and
share the RF information within the group by
exchanging neighbor messages. The algorithms are run
at the leader of a group, which is chosen by a logical
central controller.
There are two potential issues in the RCA and TPC
algorithms such as

Mitigating the co-channel inference and limiting the
number of radio channels efficiently is a crucial task to
Improve network performance. A new joint radio
channel allocation (RCA) and power control (PC)
strategy [21] for wireless mesh networks to achieve
effective radio channel allocation. Multiple objectives is
chosen as target metric for power optimization as
1.

RCA problem with the constraints of transmission
power and traffic data rates

2.

Integrates the channel status into the model of MAC
protocols, including as signal-to-noise ratio (SNR)
and transmission power.

1.

Relying on message exchange to obtain the RF
information ignores the nodes in the interference
range of an AP, which may cause collisions and
congestion. The reason is that a node can only
successfully receive messages from the nodes
within its communication range.

2.

The target metric for optimization is the local
energy of a channel closer to node may contribute
more to the local energy level than two or more
farther nodes causing interference.

If applied after the DCA, the TPC algorithm makes
things even worse because the interference range
increases as the power level decreases. Thus, more
interfering nodes are included into the interfering area of
an AP, which degrades the network performance.
IV. CONCLUSION
We found similarities and differences between the
routing algorithms to serve the same purpose. A new
RCA framework by incorporating the mechanisms of
power control and interference mitigation into
traditional RCA problems is superior. The proposed
RCA/PC has shown considerably better power control,
network performances, including throughput, packet
dropping ratio, end-to-end delay, and delay jitter.

Consequently, the PC is incorporated into the ECU
for channel allocation directly maximizes the ECU to
locate both optimal channel transmission powers. The
resulting strategy is a fully distributed RCA/PC
algorithm without relying on a coordination mechanism
among mesh routers significantly outperforms the
existing RCA strategies and the standard MAC
protocols in performance such as throughput, packet
dropping, delay and delay jitter.

Future work
To investigate and evaluate the network
performance convergence time of the new RCA/PC
algorithm with increased throughput, data packet rate,
rate adaptation.

The two types of links are considered to operate on
separate radio channels having constraints on bandwidth
of how to efficiently and dynamically allocate the
limited number of radio channels to the neighboring
APs and their associated stations. Further how to
mitigate the interference caused by the neighboring APs
and stations. Transmit power control (TPC) [22] is a
direct and effective mechanism used to reduce
interference among neighboring APs and stations.
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Abstract - Proposed is a smart, reliable and robust algorithm for motion detection, tracking and activity analysis. Background
subtraction is considered intelligent algorithms for the same. We use this to track the motion and monitor the movements of the
subject in question. Mount the web camera focused to the patient. PC should have a unique external Internet IPAddress. Android
mobile phone should be GPRS enabled. GSM technology is used for sending SMS. It is a client-server technology wherein client
captures the images, checks for motion if any, discards the packets until motion is detected. Use background subtraction algorithm to
check the motion. The surveillance camera does not move and has a capture of the static background it is facing. It uses image
subtraction to determine object motion. It provides more reliable information about moving object, but it is so sensitivity to the
dynamic changes such as lighting. Once motion is detected, camera stops monitoring further motion. Instead, it starts capturing the
video. Simultaneously, SMS alert is sent to the responsible doctors and also alerting the medical staff with audio speaker in the
hospital. Java mail API is used to mail the captured video to the entered e-mail IDs. Once the doctor demands for video, socket is
established between the PC and the mobile phone and video (series of images) are streamed to the doctor’s mobile phone. Save live
video of first few seconds at the server end for future use. Activate alert at the remote end.
Keywords- patient monitoring, motion detection, advanced background subtraction algorithm, Android based mobile, Java.

I.

Client: A Cell Phone running at User end, where all
controlling activities of the Application take place.

INTRODUCTION

1.1. Purpose

Server: A Computer connected with Web Cam and
Bluetooth enabled mobile.

The purpose of this document is to demonstrate the
requirements of the project “Advanced Motion
Detection”. The document gives the detailed explanation
of the both functional and non-functional requirements.

JMF: A Java Library that enables audio, video and
other time-based media to be added to Java applications
and applets. This optional package, which can capture,
playback, stream, and transcode multiple media formats,
extends the Java Platform, Standard Edition (Java SE)
and allows development of cross-platform multimedia
applications.

1.2. Background Subtraction Algorithm
Background subtraction is a widely used approach
for detecting moving objects in videos from static
cameras. The rationale in the approach is that of
detecting the moving objects from the difference
between the current frame and a reference frame, often
called the “background image”, or “background model”.
The background image must be a representation of the
scene with no moving objects and must be kept
regularly updated to adapt to the varying luminaries
conditions and geometry settings. Models that are more
complex have extended the concept of “background
subtraction” beyond its literal meaning. In general, BS
can be simplified as shown in the Equation below

JAVA: Is a widely-used
application programming language

general-purpose

Data flow diagram: It shows the dataflow between
the entities.
Java Communication API: a Java extension that
facilitates
developing
platform-independent
communications applications for technologies such as
Smart Cards, embedded systems, and point-of-sale
devices, financial services devices, fax, modems,
display terminals, and robotic equipment.

f (x, y) = abs(Frame(x, y) − Background(x, y)

TCP/IP: The communications protocol that under girds
the Internet and communications between computers in
a network.

1.3. Document Conventions
The following are the list of conventions and
acronyms used in this document and the project as well:
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Application Developed. And both the system must be
connected by GPRS.

II. OVERALL DESCRIPTION

III. NON FUNCTIONAL REQUIREMENT
3.1. Hardware Interfaces
Server Side:
Computer: PC connected with stepper motor
Hardware, Web Cam and PC with Sound enabled by
Speakers.
Client side:
Cell Phone: GPRS service Enabled cell phone.
Fig 1 : Block Diagram of Advanced Motion Detection
Algorithm for Patient Monitoring Using Cell Phone for
Video Display
2.1 Product Perspective

3.2. Software Interfaces
1.

Network: TCP/IP.

2.

Application: Java, NetBeans 1.6.

The purpose of this project is to Alarm the User 3.
whenever any Motion is detected at the Server Side.
With this application we kept our protected place more
secure and also, we can achieve the following option:

Operating System: Windows 2000 or Higher

Live Video of the place, which we kept as
protected. We can play the alarm to threaten moving
object. We can identify the detected object remotely. If
user is not available or not able to send any request then
Neighbors will be called automatically.

JAVA Communication API: To send the SMS to
user via Bluetooth and mediator mobile when motion is
detected.

The application is having user-friendly GUI. The
communication between the Server and the client take
place through TCP/IP sockets.

Motion Detection: Motion detection process of this
application is achieved by the following algorithm:

JMF: To capture the image.

TCP/IP: To transfer the data through GPRS.

4.1: Background Modeling:

The Server part of the application handles the object
detection and rotation of Stepper motor using JMF and
JAVA Communication API of JAVA respectively. The
Client part of the application handles the controlling of
the Server part application using GPRS Technology.
2.2 Product Features

IV. ROLE OF CONCEPTS

The proposed BM module designs a unique two
phase background matching procedure using rapid
matching followed by accurate matching in order to
produce optimum background pixels for the background
model.


Initial Background Model.



Optimum Background Modeling (OBM).



Act as a Security for the specific place.



Can monitor the specific place remotely.



Can update the security status remotely.

4.2: Matching:



Can able to control the application using command.

We continuously check the pixels using following
techniques.

2.3 Operating Environment
Computers installed with j2se1.6 or higher with
LAN Connection is necessary.
2.4 Design and Implementation Constraints



Rapid Matching.



Stable Signal Trainer



Accurate Matching.
4.3: Background Updating:

This Product is developed using Java (JMF, JAVA
COMMUNICATION API, and TCP/IP) technologies.
Computer at Server part must be installed with JMF;
Cell Phone at Server part must be installed with J2ME

We continuously update background model so we
get the best result.
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4.4: Alarms Trigger Module:
REFERENCES

This module consists of a novel block-based
entropy evaluation method developed for the
employment of block candidates, after which the most
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and dilation operations

[1] Shih-Chia Huang, “An Advanced Motion Detection
Algorithm with Video Quality Analysis for Video
Surveillance Systems”, IEEE TRANSACTIONS
ON CIRCUITS AND SYSTEMS FOR VIDEO
TECHNOLOGY, VOL. 21, NO. 1, JANUARY
2011.

4.5: OE Module:

[2] Naveen Kansal, Hardeep Singh Dhillon, “Advanced
Coma Patient Monitoring System”, International
Journal of Scientific & Engineering Research
Volume 2, Issue 6, June-2011 ISSN 2229-5518.

The detection of moving objects can be achieved
through the observed change in gray-level illumination
of the obtained motion blocks within the absolute
difference
.

[3]

W. Wang, J. Yang, and W. Gao, “Modeling
background and segmenting moving objects from
compressed video,” IEEE Trans. Circuits Syst.
Video Technol., vol. 18, no. 5, pp. 670–681, May
2008.

[4]

L. Maddalena and A. Petrosino, “A selforganizing approach to background subtraction
for visual surveillance applications”, IEEE Trans.
Image Process., vol. 17, no. 7, pp. 1168–1177,
Jul. 2008.

[5]

http://www.bluetooth.com/tutorial.html

[6]

www.alldatasheet.com

V. EXPECTED RESULTS
The alert system kept at hospital location of the
alert the medical staff with the help of speaker when the
motion is detected. And SMS alert is sent to the
responsible doctors.
A few minutes of motion detected video should
send to the doctors email id. Whenever the doctor is
free, a real time video should view using Android based
mobiles from server with IP address.
VI. CONCLUSION
Real-time monitoring of human movements
provides an effective means of inferring a patient’s level
of activity. This project aims at assisting living
environments for people with ICU/CCU.
This project initiates the development of a system
for patient monitoring and study of their behaviors. The
system can be easily extended to other monitoring of
two patients in ICUs/CCUs using a I-phone applications
& also for single patient to get physiological parameters
like BP, Heart Rate, Sugar etc using I-phone.
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Abstract - Clinical investigation of some sleep disorders, stress testing, ambulatory monitoring requires simultaneous monitoring of
heart rate and respiratory rates. [3] Numerous methods have been reported for deriving respiratory information from the
electrocardiogram (ECG). [1] Initially ECG signal is sent to microcontroller AT89S52 through ADC0848. The digital samples are
once again transmitted to personal computer via a cable. The digital data is read with the help of graphical user interface software –
Visual C++ (serial port programming).
The data is stored in an array and the QRS peaks per minute are detected & heart rate is calculated. As these QRS peaks consist of
respiratory information, an algorithm will be applied onto the QRS data to find the number of slopes per minute, which gives the
respiratory rate. Hence the Heart Rate & Respiratory Rate per minute will be calculated and displayed real time on PC.

I.

leads ECG hardware. This analog signal will be
converted into digital signal using an analog to digital
converter called ADC0848 .

INTRODUCTION

MANY investigators have pursued the derivation of
a patient’s respiratory signal by digital signal processing
of the electrocardiogram (ECG) which is called the ECG
derived respiration (EDR) signal and several clinical
significances of the EDR signal have been reported [1].

Then, the digital ECG values will be sent to the
microcontroller AT89S52 through ADC0848 at the rate
of 250 samples / sec, which will monitor the sampling
rate. The digital samples are once again transmitted to a
personal computer via a female cable called RS232 with
a baud rate of 9600 bits / sec. The digital data is read
with the help of graphical user interface software –
Visual C++ (serial port programming) as shown in the
block diagram (1). The data is stored in an array and the
QRS peaks per minute are detected & the heart rate is
calculated.

Several methods have been reported for deriving
the EDR signal like based on removing baseline wander
noise, using plethysmographic signals, Gauze mask
based on pyroelectric transducer ect… These previously
reported methods for EDR derivation are typically very
computationally intensive, performed offline (non-realtime environment) [1-2] and some require simultaneous
recording of multi-lead ECG signals. The accuracy and
reliability of these techniques has been somewhat
limited as reported. Moreover, the consideration of
duration of RR data to process is very large.

An algorithm will be applied onto the QRS data to
find the number of slopes per minute, which gives the
respiratory rate. The Heart Rate & Respiratory Rate per
minute will be calculated and displayed real time on PC.

Monitoring of respiration rate and the influence of
activity on respiration is important for sufferers of a
variety of chronic diseases and sleep disorders. In this
paper the author describe the algorithm and its testing in
a real time environment called visual studio C++. The
consideration of duration of RR data to process is very
large (i.e. 20 sec).
II. METHODS
In the current work the amplitude of RR wave will
be considered as data which will be obtained from two

Fig (1): Proposed block diagram for derivation of respiratory
rate from ECG.
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2.1. TO FIND NUMBER OF R-WAVES AND ITS
VALUES FOR 20 SECONDS

points that can be stored in an array have been stored as
ECG signals and the coding part has been done.

After extracting and converting the ECG signals to
digital form by using microcontroller and ADC, the data
will be moved to the PC via RS232 cable. Only 250
samples/min are extracted for 20 seconds & stored (20
sec x 250 samples=5000 samples) into an array i.e.
‘array1’. Then only 1000 samples from ‘array1’ are
stored into ‘array2’.

As discussed earlier, the input signals are
considered as 5000 samples (i.e. 20sec* 250samples).
These samples are stored in an array called ‘array1’ in
the form of digital points. 1000 samples are again stored
in another array called ‘array2’. By using sorting
technique maximum value of the ‘array2’ will be
calculated. The two threshold values considered based
on maximum value of ‘array2’ will be compared with
the values present in the ‘array1’ to calculate the number
of ECG-PEAKs present in 5000 samples. And these
values will be again compared with each other; the
greater point among two points will be counted as
respiratory rate. The total number of respiratory rate will
be multiplied by three to get the respiratory rate for a
minute.

By applying sorting technique on ‘array2’ the
maximum value of those 1000 samples is calculated.
Based on this maximum value two values are considered
as threshold values, i.e.’Threshold1’ = 80% of max and
‘Threshold2’ = 60% of max. Now, 1st value of ‘array1’
is compared with the ‘threshold1’, if the 1st value of
‘array1’ is greater than ‘threshold1’, then storing the
‘array1’ ’s value in ‘temp1’ and 2nd value of ‘array1’ in
‘temp2’. If the value of ‘temp1’ is greater than ‘temp2’,
then the ‘ECG_PEAK’ value will be incremented by
one and the ‘temp1’ value will be stored in ‘array3’(i.e.
based on “T-P Knots” algorithm). Else, storing the
further values and check for the condition. So, this is
how the number of ECG_PEAKs will be calculated.

The codes to calculate respiratory rate, heart rate
has been written in the ‘filename.cpp’ format. The result
screen will be showing the ‘heart rate’ and ‘Respiratory
rate’ of a person for a minute with subject’s ECG wave.
The color, size of the box, data name and title are user
defined.

The while loop is applied to check the condition
weather the value of ‘array1’ is less than ‘threshold2’ or
not, if yes incrementing the values. Else breaking the
while loop and going back to the previous step and
check, weather the 1st value of ‘array1’ is greater than
‘threshold1’. But this step will always get break,
because the ‘threshold2’ (60% of max) will always be
less than ‘array1’ (as ‘array1’ is already greater than
‘threshold1’ (80% of max)). This step is added only to
calculate the total number of ECG_PEAKs first and then
the program will move on to calculate the number of
Respirator rate.
After calculating the total number of ECG_PEAKs
program will enters in to a ‘for’ loop. Now the 1st value
of ‘array1’ will be assigned to ‘temp1’ and the 2nd value
to the ‘temp2’. If ‘temp1’ is greater than ‘temp2’, then
increasing the value of ‘RR_PEAK’ by one, else going
back to the ‘for’ loop and check for the condition. Total
number of RR_PEAKs will give the Respiratory rate of
a person. From the above calculation RR_PEAK
variable will have respiration rate for 20 seconds, hence
RR_PEAK variable is multiplied by 3 to get respiration
rate for 60 seconds or 1 minute.

Figure (2): The output screen
IV. CONCLUSION
The current research consists of the hardware
design of EDR circuit. The software part has
implemented using Visual Studio. The technique which
has been used to implement to this project is completely
different when compared to the previous available
methods. The consideration of duration of RR data to
process is very small compared to all papers; one to two
minutes only. The patient can do all the activities with
normally during the test process. It is a real time project,
and can be easily implemented in any hospitals.

III. RESULTS
The results obtained in the process of respiratory
rate analysis using visual C++ software are discussed in
this chapter. The analysis part should start from
acquisition and processing on ECG signal, but the ECG
signal has not been acquired yet. Simply the digital
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The analog ECG signal acquired from human body
with the help of 2 lead ECG circuit will be sent to a
microcontroller through an analog to digital converter at
a rate of 250 samples / second. The digital samples from
microcontroller through a driver IC (MAX 232) are
once again transmitted to personal computer. The digital
data will be read with the help of graphical user
interface software – Visual C++. The number of QRS
peaks and its values will be detected and the heart rate /
minute will be calculated. An algorithm will be applied
to the collected QRS data to find the number of slopes
within the data, which gives the respiratory rate /
minute.
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4.1. SCOPE FOR FURTHER RESEARCH
 The two lead ECG circuit will be used to extract the
ECG signals from the subject.
 The analog signal will be converted in to digital
form by using ‘ADC0848’.
 These digital signals will be moved
microcontroller ‘AT89S52’ via ‘RS232’.
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Abstract - Vehicular traffic is continuously increasing around the world, especially in large urban areas. The resulting congestion
has become a major concern to transportation specialists and decision makers. The existing methods for traffic management,
surveillance and control are not adequately efficient in terms of performance, cost, maintenance, and support. In this paper, the
design of a system that utilizes and efficiently manages traffic light controllers is presented. In particular, we present an adaptive
traffic control system based on a new traffic infrastructure using Wireless Sensor Network (WSN). These techniques are
dynamically adaptive to traffic conditions on both single and multiple intersections. An intelligent traffic light controller system with
a new method of vehicle detection and dynamic traffic signal time manipulation is used in the project. The project is also designed to
control traffic over multiple intersections and follows international standards for traffic light operations. A central monitoring station
is designed to monitor all access nodes..

I.

sensors as many studies suggest the use of sensors. If
there is no traffic lights control system in these
junctions, huge amount of traffic causes waiting time
and accidents. As a result, physical existence of traffic
police is always required there which is inappropriate
due to availability of technology today. Also, due to
heavy traffic in these two junctions, emergency vehicles
face hardships when they pass from there. Sensors will
be located at a specific distance before the junctions
which will detect the speed and sound waves of siren at
a particular threshold. Based on the speed, sensors will
communicate wirelessly with the traffic control system
of the two junctions while realizing their routes. On the
basis of WSN traffic control systems of the two
junctions will be able to minimize the traffic flow by
inter communication thus assigning the right time for
red and green lights so that emergency vehicles can pass
quickly[3]. A WSN is used as a tool to instrument and
control traffic signals roadways, while an intelligent
traffic controller is developed to control the operation of
the traffic infrastructure supported by the WSN.
Simulation results show the efficiency of the proposed
scheme in solving traffic congestion in terms of the
average waiting time and average queue length on the
isolated (single) intersection and efficient global traffic
flow control on multiple intersections. The paper
concludes with some future highlights and useful
remarks.

INTRODUCTION

The continuous increase in the congestion level on
public roads, especially at rush hours, is a critical
problem in many countries and is becoming a major
concern to transportation specialists and decision
makers. The existing methods for traffic management,
surveillance and control are not adequately efficient in
terms of the performance, cost, and the effort needed for
maintenance and support. For example, The 2007 Urban
Mobility Report estimates total annual cost of
congestion for the 75 U.S. urban areas at 89.6 billion
dollars, the value of 4.5 billion hours of delay and 6.9
billion gallons of excess fuel consumed. On smaller
scale, the traffic engineering department in Jordan
estimates that the total cost due to congestion in the year
2007 was around 150 million USDs [1]. As such, there
is a need for efficient solutions to this critical and
important problem.
Urban areas nowadays have a great deal of traffic
jams especially when a number of junctions are taken
into consideration. Air and noise pollutions, accidents,
time wastage and so many other factors are of serious
concerns in traffic [2]. The existing methods for traffic
management, surveillance and control are not
adequately efficient in terms of the performance, cost,
and the effort needed for maintenance and support.
There are many other methods of controlling traffic
lights in junctions to minimize the amount of traffic.

Although the work in this paper adopts the WSN
for traffic control as some previous studies did, it
distinguishes itself from these studies in many aspects.

In the proposed project, two junctions are discussed
and brought into focus along with the use of wireless
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First, our work introduces an intelligent traffic light
controller system with a new method of vehicle
detection and dynamic traffic signal time manipulation.
In particular, the dynamic process of selecting the traffic
flow sequences for all traffic directions and based on the
traffic conditions is a genuine part of the proposed
system. Moreover, the flow of the traffic stream will not
be fixed such as the case in the current traffic control
systems. Second, the proposed system can handle the
case of controlling traffic over multiple intersections,
while other schemes can only handle the single
intersection case. Finally, the proposed system follows
the international standards for traffic light operation,
which makes it easy to adapt or use in the international
market[4].

Lastly, the central monitoring station which collects
information from all the access nodes is designed. It
collects the information from each access point to
analyze traffic conditions and take actions such as
adjusting the traffic light durations. An example
configuration for the system is given in Figure 2 for an
urban intersection.

The framework of this paper consists of: overview
of priority based traffic lights controller in section II, in
section III design model of fuzzy logic based traffic
control system is discussed, in section IV design
algorithm of fuzzy based traffic system is discussed, in
section V, simulation results are discussed and in section
VI conclusion results are discussed.

Fig 2: Example Configuration of the system
III. DESIGN OF TRAFFIC WIRELESS SENSOR
NETWORK

II. OVERVIEW

The design of WSN used as communication
infrastructure in the proposed traffic light controller is
discussed in this section. We have designed, built, and
implemented a complete functional WSN and used it to
validate my proposed algorithm [6].

For inputs, three agents have been taken that
include police, ambulance and fire brigade vehicles.
These vehicles when they are arriving near heavy traffic,
they switch on their emergency lights and specific
emergency siren. Sensors will be located at a specific
distance before the junctions which will detect the speed
and sound waves of siren at a particular threshold.
Based on the speed, sensors will communicate
wirelessly with the traffic control system of the two
junctions while realizing their routes. On that basis
traffic control systems of the two junctions will be able
to minimize the traffic flow by inter-communication
thus assigning the right time for red and green lights so
that emergency vehicles can pass quickly. Fig.1 shows
the block diagram of multi-agent based traffic control
system. In case of more than one emergency vehicle
coming from different directions, the traffic control
system will be able to avoid collisions. The project uses
fuzzy logic to define the direction of emergency
vehicles to avoid collisions [5].

The two junctions have been categorized as J1 and
J2 as shown in Fig. 3a. Wireless sensors S1, S2 and S3
have been used which are installed 500m away from the
junctions. We are considering three emergency vehicles,
ambulance, police and fire brigade, coming from three
different directions at the same time with different speed
ratio. Based on their speed detected by the sensors, two
actions are performed. One, traffic flow is minimized on
their routes so that they can pass by with their maximum
possible speed and secondly, their collisions are
avoided. In this scenario, first we consider an ambulance
coming from the left side of Junction J1 having its route
defined straight ahead. It will pass through roadways w1
and w7 with road codes 00001 and 00004 respectively.
Secondly, we consider a police vehicle coming towards
junction J1 will pass through roadways w3 and w7
having road codes 00002 and 00004 respectively.
Finally, we consider a fire brigade vehicle coming from
the right side of junction J2 having its route defined and
will pass through the road ways w1 and w5 having road
codes 00006 and 00003 respectively. Each of these
wireless sensors has been installed at 500m away from
the junctions. However, the total distance between
sensors S1 and S3 is 1.5 km [9]. The expected time of
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these emergency vehicles are found with the help of the
following formula:
Distance (s) = Velocity (v)/ Time (t)
or
Velocity (v) = Distance (s)/ Time (t)

Fig 3b: Single Intersection Road Network

IV. TRAFFIC CONTROL ALGORITHM FOR
A SINGLE INTERSECTION
In this section, we present the details of the control
algorithm for single intersection. The data at junction J1
containing sensors, traffic flow, road ways and traffic
light status which is G for green and R for red are given
in Table 1, however, yellow light has been ignored as it
is marginal in this case and our main focus is on the
green time to move the traffic as much as possible
during the arrival of emergency vehicles [8]. An
advantage of this scheme is that the simplicity of the
control enables the use of simple and inexpensive
equipment.
TABLE 1
DATA OF JUNCTION J1

Fig 3a: The proposed scenario of the two junctions
The architecture of the Traffic Wireless Sensor
Network is as shown in fig 3b. Sensors have been
installed on the traffic lights. Sensors sense the RF
signal emitted from emergency vehicles. After having
being detected, the traffic lights controller change lights
accordingly depending upon the priority that is assigned
to emergency vehicles. As soon as vehicles pass
through, the traffic lights resume back to their original
position if there is no any other emergency vehicle in
the queue [7].
The architecture of single traffic intersection is as
follows:
There are four paths marked as N (North), S
(South), W (West) and E (East) leading to the road
intersection and each path has three lanes in the
incoming direction, which are turn-left (L), goforward (F) and turn-right (R). So each passing
vehicle can have a path P of {E, S, N, W} and a
direction D of {L, F, R} [6].
The sensors are placed at the traffic signal. For a
single intersection road network, it needs at least
four sensors. The monitoring station, the controller
are shown in the fig. 3b.

Algorithm 1: Traffic Wireless Sensor Network
Algorithm
Input: RF signal, Code
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Results clearly say that highest priority is given to
ambulance. Next it will be fire brigade and then comes
police vehicles.

Output: Guarantee successful communication between
all the components of the traffic control system in order
to set the time duration for all the traffic signals using
the traffic control box.
Operations:
1.

The vehicles transmits the RF signal and code

2.

The sensor on traffic signal detects the signal and
receives the code and communicates wirelessly with
traffic lights controller.

3.

Traffic lights controller senses the signal and
receives request from all sensors.

4.

It checks priority and changes the traffic lights
accordingly.

5.

The system resumes back to it original position
after the emergency vehicle passes

The traffic lights controller is designed with the
priority queue to store all the requests. Fig 4
demonstrates the traffic signal in the green time and also
in red time. Emergency vehicles in different directions
are stored in queue. They are allowed according to their
priority along their directions. Traffic lights controller is
responsible to check priority and change lights
accordingly.

Fig 5a: Surface view for Police and Ambulance vehicles

Fig 5b: Surface view for fire brigade and ambulance
vehicles
VI. CONCLUSION RESULTS AND DISCUSSION
Using proper data collection for the two junctions
and proposing a traffic control system for multi-agents,
the emergency vehicles passes from these two junctions
quickly facing less traffic and at the same time collisions
are avoided in case of multiple emergency vehicles
coming from different directions. In case of new
emerging algorithms and hardware technology, the
proposed system will be flexible enough to be enhanced
in order to handle future traffic aspects using FPGAs
based Microelectronics chips to control traffic signals.
The monitoring station will be helpful to know
processing in all sensors installed at traffic lights.

Fig 4: Traffic signal queue flow
V. PERFORMANCE EVALUATION
Two surface views has been shown here that
indicates the effect of output. Fig. 5a shows a graph
between the inputs: Ambulance and Police vehicles and
output: Green time for ambulance. Fig. 5bshows a graph
between the inputs: Ambulance and Fire brigade
vehicles and output: Green time for ambulance.

The project can be extended further by

Using GPS navigation system installed in vehicle,
the route can be fixed and informed to sensors in
prior to their arrival
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Can be used to detect other VIP vehicles and send
message to the appropriate according to their
requirement



Same system can be used for other applications like
automatic gate opening
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Abstract - Automating the processing of streaming video systems and fast Motion detection is an important scientific and
engineering challenge in the extraction of information regarding moving objects and makes use of stabilization in functional areas,
such as tracking, classification, recognition, and so on. Here we propose novel and fast motion detection for the CCTV video
surveillance system. This achieves complete detection of moving objects by using three significant proposed modules: a Background
subtraction (BS) module, and object detection and tracking (ODT) module. For our proposed BS module we use Memory Gradient
(MG) Based Background Subtraction to adapt slowly to the changes occurring to the background and produce optimum background
pixels for the background model. (ODT) module gives us the foreground object along with all the errors induced to illumination,
reflection and all the other factors. The detection results produced by this method were both qualitatively analyzed through visual
inspection and for accuracy. The analyses showed that this method has a substantially higher degree of efficiency.
Keywords- background subtraction, object detection and tracking, morphological dilation and erosion, binary object detection
mask..

I.

The design of an advanced automatic video
surveillance system requires the application of many
important functions including, but not limited to, motion
detection [1]–[2], classification [3], tracking [4], [5],
behavior [6], activity analysis, and identification [7], [8].
Motion detection is one of the greatest problem areas in
video surveillance as it is not only responsible for the
extraction of moving objects but also critical to many
computer vision applications including object based
video encoding, human motion analysis, and human
machine interactions. Therefore, our focus here is the
further development of the motion detection phase for
an advanced video surveillance system.

INTRODUCTION

In the last decade, video surveillance systems have
become an extremely active research area due to
increasing number of cities, schools, transit districts and
public housing are deploying CCTV surveillance
systems to monitor and protect the public. This has led
to motivation for the development of a strong and
precise automatic processing system, an essential tool
for safety and security in both public and private sectors.
Today many countries use CCTV video surveillance
systems, primarily to monitor pedestrian traffic in
downtown and residential districts. Terrorist attacks
have led to rapid diffusion of both CCTV surveillance
and biometric technologies. For example, CCTV video
surveillance is widely used in public schools to monitor
student movement and detect illegal activity. Most
public and business-related CCTV video surveillance
systems are actively monitored by security personnel in
a centralized setting, remotely monitored, monitored
over the Internet through video streaming, or passively
taped for future viewing if needed (such as in the event
of a bank robbery). Relatively new features in CCTV
surveillance technology that considerably enhance its
power and scope include night vision cameras, computer
assisted operations, and motion detectors that allow an
operator to instruct a system to go on “red alert” when
anything moves in view of the cameras.

The three major classes of methods for motion
detection are background subtraction, temporal
differencing, and optical flow Background subtraction is
a class of techniques for segmenting out objects of
interest in a scene for applications such as surveillance.
There are many challenges in developing a good
background subtraction algorithm. First, it must be
robust against changes in illumination. Second, it should
avoid detecting non-stationary background objects and
shadows cast by moving objects. A good background
model should also react quickly to changes in
background and adapt itself to accommodate changes
occurring in the background such as moving of a
stationary chair from one place to another. It should also
have a good foreground detection rate and the
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applications. A common approach is to perform background
subtraction, which identifies moving objects from the portion
of video frame that differs from the background model.

processing time for background subtraction should be
real-time. [9] Describe method which adaptively models
each pixel as a mixture of gaussian. This method could
deal with slow changes in illumination, repeated motion
from background clutter and long term scene changes.
[10] Presents how the number of components can be
selected on-line and to improve the algorithm presented
in [9]. [11] Presents a method which improves the
adaptive background mixture model (GMM) by reinvestigating the update equations. [12] Presents a
method which uses both color and gradient feature
vectors along with GMM method to make the process of
background subtraction more robust towards sudden
illumination changes. [13] Proposes a fast background
subtraction based upon disparity verification which is
invariant to run-time changes in illumination. Apart
from background subtraction, two other motion
detection methods— optical flow and temporal
differencing—are discussed in [2].
While the optical flow method shows the projected
motion on the image plane with successful
approximation of the complex background handling, it
often requires levels of computational complexity that
are very high and which subsequently create difficulties
in its implementation [16]. The temporal differencing
method, while effectively adapting to environmental
changes, often results in incomplete detection of the
shapes of moving objects, due to the limitations in
temporal differencing with a sensitive threshold for
noisy and local consistency properties of the change
mask [35].
II. METHODOLOGY
The below figure shows System block diagram of
our motion detection method.
A.

Background subtraction

Background subtraction is a computational vision process
of extracting foreground objects in a particular scene. A
foreground object can be described as an object of attention
which helps in reducing the amount of data to be processed as
well as provide important information to the task under
consideration. Often, the foreground object can be thought of
as a coherently moving object in a scene. We must emphasize
the word coherent here because if a person is walking in front
of moving leaves, the person forms the foreground object
while leaves though having motion associated with them are
considered background due to its repetitive behavior. In some
cases, distance of the moving object also forms a basis for it to
be considered a background, e.g if in a scene one person is
close to the camera while there is a person far away in
background, in this case the nearby person is considered as
foreground while the person far away is ignored due to its
small size and the lack of information that it provides.
Identifying moving objects from a video sequence is a
fundamental and critical task in many computer-vision

Figure 1. System block diagram of our motion detection
method.
Memory Gradient( MG ) based Background Subtraction
The main purpose of this process is to capture edges
of the moving target and utilize this information to get
rid of sudden illumination changes. The indoor scenes
are less dynamic in terms of constant background
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changes and we utilize that fact in our quest to make the
background subtraction much more efficient in variable
lighting. The mixture of Gaussian method (GMM) is
used to statistically model the scene but background
subtraction obtained from this process captures a lot of
noise induced due to light source flickers getting
captured by camera, sudden illumination changes
occurring due to lighting getting switched on/off,
opening of doors also lead to huge change in
illumination in the scene, movement of people in the
scene also cast shadows, monitor flickers, reflections
etc. We propose a new method of tackling this problem
using a small time window B1, immediate frame
subtraction and image gradient.

Now, given the images CD and IC, gradient of
these two images are computed. For computing the
gradient, we use a 3X3 Sobel Operator. Using these two
gradient images, we obtain the clue regarding the area of
attention i.e, the portion of image that is more probable
of having the foreground object. This clue is not
complete in terms of information it provides about the
region of activity but it is sufficient enough to help us
extract the foreground object from the noisy background
subtraction result. The basic idea here is to extract the
slightest of hint or clue, regarding the region of activity
without being affected by the noise due to illumination
and other contributing factors. Once we have the
resultant gradient images of CD and IC, we compute the
Region of Activity(RA) image which is basically the
AND operation over the two gradient images. Now, the
RA image is a small clue which when clubbed together
with the background subtraction image received from
GMM method, yield us the correct foreground object
with minimal errors or noise or false positives in the
output binary images. We will discuss the method of
how RA image and background image of GMM method
are clubbed together a little later.

Given a scene, first of all the gray scaled static
background (SB) image is registered. From then on, for
every new frame It at time t - the change occurred is
recorded in a change detection (CD) image which
equals the frame subtraction of (SB- It). SB is a vector
image with three fields - grayscale pixel value, changed
detection bit ( CDB) and history counter(HC). For any
pixel x,y of CD

b.

Object detection and Tracking (ODT)

First, let us describe the CD and IC images in a
little detail. The CD image is the result of (SB - It),
which basically gives us the foreground object along
with all the errors induced to illumination, reflection and
all the other factors. Now the IC image which is
basically the frame subtraction of (It - (It -1)) records
the movement of the object from time t-1 to time t while
rejecting most of the changes that are induced due to the
factors other than objects motion. Now the intersection
of these two images gives us the abrupt region of
activity.

When HC reaches its threshold 𝜏HC, the value of
SB(x,y) is replaced by the current pixel value, i.e
grayscale value of It(x.y).History counter helps in
updating the static background image,i.e SB. The frame
subtraction of (It - (It -1)) gives us the immediate
changes occured in this small time interval and let this
resultant image be called IC. This frame subtraction
helps in negating the illumination effects as well as
recording the movement of the foreground object during
this interval. This step helps us in rejecting the short
term changes appearing in the scene and affecting the
background subtraction results

The problem arises when there is minimal
movement of the foreground object, i.e it comes into
picture and becomes static or has the least of the
movement. So the GMM model is recording this object
as a foreground but RA image isn't providing us any
information since (It - (It -1)) will be empty. In that
case, we propose to maintain a buffer image of RA
encountered at time t-1 and keep track of the pixels that
were foreground at time t-1. If there is a huge loss in the
number of foreground pixel, its gives us a clue of the
situation being that the object has become static or has
the least movement. So we pass the previous buffered
RA image to be clubbed together with background
subtraction image from GMM method.

Figure 2. (a) Current Frame
(b) Background image
(c) Difference (a)-(b) (d) Thresholding
(e) and (f) Block Based Erosion
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Num(It)−Num (It−1)

Dp =

(2)

Dim(I)

where Num() is the number of black points (i.e. moving
points) in the image and dim() is the image dimension.
Usually sudden light variations involve a percentage of
moving pixels greater than 60%. For this reason it is
quite simple to fix a threshold value ∈, used to evaluate
the current motion in the scene as follows:
C. Feedback Mechanism for Interactions between
BGS (Back Ground Subtraction) and Tracking
Video

Background
Subtraction

Tracking

Figure 3. Pictorial representation of cases involving RA
and GMM images
1.
2.
3.

Figure 3 explains the cases we can encounter. If RA
has a high region of activity and background subtraction
from GMM has a high foreground presence, implies
there is high probability of foreground activity. Second
case when GMM background frame has high foreground
pixels while RA image has low activity pixels, implies
presence of static foreground object(not necessarily but
mostly) in which case the buffered RA image is used for
foreground extraction. If both GMM background frame
and RA image has low pixels presence, implies the
scene does not have any foreground activity at present.
Fourth case of RA having high activity pixels and GMM
having low foreground pixels, implies the object has left
the scene. This occurs because there is a sudden drop in
foreground pixels and SMG model assumes the object
has gone static, so the buffered RA image kicks in. Even
if RA is high, GMM background image is not providing
it any foreground object information because it has left.
The SMG model utilizes the fact that, even if GMM
based background subtraction frame has lots of false
positives, the detection of foreground object is also very
strong.

Heal request
Unheal request
Hold in foreground

Figure 4. Interaction of background subtraction and
tracking, showing the passing of metadata messages.
In order to improving tracking accuracy, we create
a feedback mechanism that allows interactions between
BGS and tracking. Figure 4 shows the diagram of the
interaction between BGS and tracking together with the
metadata messages passed between the modules. The
feedback required to handle slow and stopped objects is
implemented by adding information to metadata of
tracking observations which are accessible to the BGS
processing through following three requests: 1) “heal
request”—tracking requests BGS to push the region
back to background model; 2) “unheal request” ”—
tracking requests BGS to convert the background model
of a healed region back to that before the heal happened;
and 3) “hold in foreground”—tracking requests BGS to
hold a region without updating.
D. Collaboration of RA image and the background
subtraction image from GMM method

Another typical problem of any motion detection
system is its reliability in the presence of sudden
changes in light conditions. This is typical of indoor
environments (owing to light switches) but also of
outdoor contexts, owing, for example, to a sudden
cloud. In such cases, the system should be able to reestablish normal conditions as soon as possible. This
kind of situation can be easily detected by monitoring
continuously the variations between consecutive images
of moving points. The difference between the
percentages of moving points in It and It -1 has been
evaluated as follows:

Here collaboration of RA image and the
background subtraction image from GMM method to
give the improved background subtraction. Given the
pixel (x,y) of the background subtraction image (Bgmm)
obtained from GMM method, the 8-connected
neighborhood of that pixel is computed. Similarly the 8connected neighborhood of RA is also computed for a
given pixel (x,y). Further, the neighborhood of (x,y) is
shown in the below matrix. Neighborhood of (x,y) in
(Bgmm) and RA are represented as Ngmm (x,y) and
Nra (x,y) and let their threshold be Tgmm and Tra
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respectively. The bit registering the sudden drop in the
foreground pixels is called the dropbit(DP).

selection of the camera shown in figure 6. Advanced
motion detection algorithm contains the different steps
followed in the algorithm.

The above matrix shows the neighbors of pixel
(x,y).
Basically when we encounter an edge pixel in RA
and there is a strong neighborhood evidence in the
Bgmm image, we call that to be a foreground. Further
we predict that the future pixels of RA i.e, RA[5,6,7,8]
to be foreground as well. These pixels are verified with
the Tgmm threshold value when the iteration reaches
that pixel. In simple language, we are basically filling up
the region of activity based on the edge information of
RA and background information from Bgmm.

Fig 6: selection of the surveillance camera
As explained the results were analyzed in two steps:

III. RESULTS AND DISCUSSIONS
The objective of this section is to demonstrate how
our designed motion detection algorithm works. Our
motion detection algorithm is designed using .Net
framework. The programming language used is the C#
in the Microsoft visual studio. The results of our
designed algorithm are obtained through the Microsoft
visual studio. The window form designed for the
advanced Motion detection algorithm is shown in the
figure 5.

1.

Background subtraction to find the change detection
bits (CDB) thus detects the moving object using
Background subtraction module.

2.

For the detected moving object applying suitable
threshold and by the morphological erosion the
moving object is tracked and the binary object
detection mask is obtained.

The results shown in the below figures contains
only video frames captured from the camera. We can
observe that for the original frame it shows green light
around the camera panel which indicates it is a static
image i.e there is no moving object. In the resulting
image there is a light around the camera screen which
indicates that it contain moving object.
Background subtraction: This includes two steps
1.Initial background model (Static Background image)
2.Background modeling (Change detection image).

Surveillance source select
Advanced motion detection algorithm

The static background is generated using the
average of all the frames from 1 through k. here k is the
experimentally defined value. For each pixel (x, y) the
corresponding value of the current background B t(x, y)
is calculated using the formula,

Menu bar

1

Bt (x, y) = Bt−1 (x, y) + (It (x, y) − Bt−1 (x, y))
t

(3)

Where Bt-1(x, y) is the previous background model,
It(x, y) is the current incoming video frames, t is the
frame number in the video sequences.
For each incoming video, background model is
generated (change detection bit). The current
background model is subtracted with the initial
background model which gives the change in pixel
values in the video identified as the change detection bit
(CDB). Results of the background subtraction are as
shown in figure 7.

Panel which shows video captured from camera
Fig 5: The window form designed for the advanced Motion
detection algorithm.

The menu bar contains two menu items i.e.
surveillance source select and advanced motion detection
algorithm as shown in the above fig. As the name
indicates the surveillance source select contains open
surveillance camera and exit option. When we select open
surveillance camera one dialog box is appeared as for the

Object detecting and tracking: It is done by Block
Based Entropy Evaluation and morphological erosion
and dilation. In order to reduce the computational
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complexity of the motion detection and the generation
of binary object detection mask. We divide a subtracted
image into blocks i.e. block based entropy evaluation.
This is done to find the most likely moving object
within the motion block. This eliminates the
unnecessary processing of the image, for each block in
the image an entropy value is calculated and then the
motion block ‘A’ can be defined as,
1 , 𝑖𝑓 𝐸(𝑖, 𝑗) > 𝑇
𝐴(𝑖, 𝑗) = {
0,
𝑜𝑡ℎ𝑒𝑟𝑤𝑖𝑠𝑒

Generation of binary object detection Mask:
Binary images are images whose pixels have only two
possible intensity values. The need for binary images is,
Smaller memory requirement



Fast execution time.



Less expensive.

The method used to find the binary object detection
mask is the Thresholding. Thresholding is a method of
converting a Gray scale image into a binary image, so
that objects of interest are separated from the
background. The results of the generation of binary
object detection mask are shown in the figure 10.

(4)

When the calculated entropy block E(i, j) exceeds
T, the motion block A (i, j) is labeled with ‘1’ denoting
that it contains pixels of moving object. Otherwise nonactive elements are labeled with ‘0’. T is the threshold.
The results of the block based entropy evaluation are as
shown in the figure 8.

The effective threshold selection algorithm to use
with the ODT module is given as follows:

Morphological erosion and dilation are the
operations that used in the image processing based on
the shapes. These are the methods of filtering operations
used in the image processing. Dilation adds pixels to the
boundaries of the image and erosion removes pixels on
the object boundaries based on the structuring element.
Here in our method we use structuring element as a ball
of radius 1. The use of block-based erosion and dilation
is defined as
A = δb2λ (εbλ (A))



1.

Select an initial estimate for T (typically the
average gray level in the image).

2.

Segment the image using T to produce two
groups of pixels: G1 consists of pixels with
gray levels with >T and G2 consists of pixels
with gray levels ≤ T.

3.

Compute the average gray levels of pixels in
G1 to give µ 1 and G2 to give µ 2.

4.

Compute a new threshold value:

(5)

Where ε is morphological erosion, Δ is morphological
dilation, and bλ is elemental structure, set at 1.The
results of the block based morphological erosion and
dilation is as shown in the fig 9.

5.

Tnew =

μ1 + μ2
2

(6)

Repeat the steps 2-4 until the difference in T in
successive iterations is less than a predefined
limit 𝑇∞ .

Finally the binary motion detection mask D(x, y)
can be formed by detecting the pixels of moving objects
within each motion block as follows:
1, 𝑖𝑓 𝑇𝑛𝑒𝑤 > 𝑇
𝐷(𝑥, 𝑦) {
0, 𝑜𝑡ℎ𝑒𝑟𝑤𝑖𝑠𝑒

(7)

Figure 7: left - original frame. Right- result after
background subtraction.

Figure 9: left- original frame. Right- Results of block based
morphological erosion and dilation.

Figure 8: left – original frame. Right - Results of block
based entropy evaluation
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foreground analysis methods are usually expensive. If
the object stops a while, we will lose it.
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2183, Sep. 2003.



This method has a number of limitations that can be
overcome in the in future work. A static background
without moving people is needed during the
initialization phase; otherwise it takes a substantial
amount of time to reliably classify pixels as
foreground.The computational costs of traditional
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Abstract - MEMS based Drug Delivery System (DDS) using an in-plane micropump enables us to make a compact, inexpensive
system. This paper presents the new design of transdermal drug delivery system. A conceptual DDS design is proposed. This design
consists of a unit which houses the micropump, electronic and power circuitry. This implantable unit is connected to a subcutaneous
port via a silicone catheter. The subcutaneous port acts as a refillable reservoir. This leads to a reduction in unit volume and makes
the system customizable. The DDS pumps drug into surrounding tissue with the help of a MEMS-based micropump. The force
generated by the MEMS actuator and the displacement of the tip is determined with the help of FEM simulations using ANSYS. The
results from the displacement were verified experimentally. A lumped parameter model was made to estimate the flow rate through
the outlet of the DDS. Microfluidic interconnects to the micropump were fabricated and packaged. Packaging of interconnects uses
processes like anodic bonding, micro-drilling and fiber alignment. Future work will be focused on refining the DDS model,
conducting experiments to measure tip-force of pump actuators, experimental measurement of the flow generated, and
implementation of electronic, RF and power components of the DDS.
Keywords- drug delivery; piezoelectric micropump; hollow silicon micro-needles.

I.

and chronic delivery are discussed. Today there is a huge
demand for newer and complex pharmaceutical
formulations which require more advanced and efficient
methods of drug delivery.

INTRODUCTION

Drug
delivery
devices
using
Micro
electromechanical technology (MEMS) are gaining
popularity because of their major application in
biomedical
field.
The
Biomedical
Micro
electromechanical systems (bioMEMS) are uniquely
suited for selective delivery of compounds to targeted
tissues through the combination of scalability and precise
control of fluid handling. In recent years there has been
an increased effort to improve the efficiency of drug
delivery. It is estimated that demand for drug delivery
systems will grow nine percent annually. Although
controlled release pills remain the single most dominant
drug delivery method, there has been an increased
interest in miniature drug delivery systems for delivery
of hormones, anticancer agents and vaccines. The highest
priority is for lower side effects, effective drug delivery,
ease of use, lower cost and maintenance and patient
comfort.

Micro-fabricated devices are poised to revolutionize
drug delivery. They offer new methods to deliver
compounds in a targeted manner, at the desired rate, and
are compact to allow minimally-invasive placement. The
parental drug delivery systems are oral medications,
inhalers, intravenous administration, subcutaneous
injections and infusion pumps which are comparatively
low cost, ease of administration and patient familiarity.
These drug delivery systems have challenges like nonspecific site delivery, poor bioavailability, lack of
programmability or drug release profile and difficult to
administer new class of drugs such as proteins, DNA.
These challenges lead to the need for new methods for
controlled and targeted drug delivery which is possible
by MEMS based drug delivery system using in-plane
micropump. This drug delivery system has been
considered as a patient-friendly method to deliver the
pharmaceutical compound by eradicating pain,
gastrointestinal absorption, liver metabolism and
degradation that are associated with conventional drug
delivery approaches. One of the major drawbacks of

MEMS technology have made it possible to
fabricate small size and high performance biomedical
devices to meet critical medical needs such as site
specific drug delivery, reduced side effects, increased
bioavailability and therapeutic effectiveness. Polymerbased drug delivery components and pumps for acute
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these systems is their inability to deliver drugs through
skin at the therapeutic rate. The outer layer of skin, called
stratum corneum imposes the great barrier in crossing of
drugs through skin.

delivery system and the patient’s body for releasing the
drug.

The micropump is a piezo-actuated diaphragm pump
in a low flow rate range of L/min. The advantage is to be
very compact in size compared to conventional pumps
such as syringe pump and plunger pump using
electromagnetic motors. Moreover, the piezoelectric
actuator is quite low power consumption, so the pump
can be battery-operated. Therefore the micropump is
well suited for downsizing of existing devices. The
piezoelectric micro pump is a miniature, slim and
lightweight diaphragm micro pump, which enables
continuous micro fluid delivery. Metals are not used as
wetted materials so this pump is highly chemically inert.
Self priming, low noise, low power consumption and low
electro-magnetic noise have been achieved. In this
project we are using a similar micro pump driven by
piezoelectric element. The driving voltage and frequency
for operating the piezoelectric micro pump can be
arbitrarily set by an external control signal, which
enables a flow rate control. It is very suitable for
integration into small equipment.
II.

Fig. 1 : Block diagram of drug delivery system
III. IMPLEMENTATION
There is a growing trend to fabricate micro drug
delivery systems with newly well developed MEMS
fabrication technologies and are increasingly being
applied in medical fields. MEMS based micro-fluidic
drug delivery devices in general include microneedles
based transdermal devices, osmosis based devices,
micropump based devices, micro-reservoir based devices
and biodegradable MEMS devices. According to the
definition of MEMS, miniaturized pumping devices
fabricated by micromachining technologies are called
micropumps.

BLOCK DIAGRAM OF DDS

Generally most of the drugs are effective if delivered
within a specific range of concentration between the
maximum and minimum desired levels. Above the
maximum range, they are toxic and below that range,
they have no therapeutic benefit. In conventional drug
delivery methods such as oral delivery, etc., there is a
sharp initial increase in drug concentration, followed by
a fast decrease to a level below the therapeutic range.
With controlled drug delivery systems, appropriate and
effective amount of drug can be precisely calculated by
the controller and released at appropriate time using
proper mechanism such as micropump. The benefits of
controlled drug release include site-specific drug
delivery, reduced side effects and increased therapeutic
effectiveness.

A. Micropump
Micropump consists of a pump chamber with a
diaphragm (pumping membrane) and two passive check
valves. The diaphragm actuated by piezoelectric disc
glued onto it generates a stroke volume and causes
pressure for suction and discharge flow alternately. This
is the same pumping principle as the heart. The structure
of micropump is shown in figure 2. The micropump
consists of two tubes in near side which are fluidic inlet
and outlet, and two pins in far side for electrical
connection. The micropump has high chemical resistance
because it is made of glass and single crystal silicon. It
can handle various chemicals including organic solvents
and acid solutions except for some alkaline solutions.
However it may not be able to pump high viscosity
liquids or liquids containing particles.

This project is to design MEMS based drug delivery
system for transdermal drug delivery for the treatment of
cardiovascular disorders. The main components of drug
delivery system are PIC micro-controller, blood pressure
sensor, micropump, microneedles and RF telemetry. The
block diagram of drug delivery system is shown in figure
1. Micropump provides actuation mechanism to vibrate
the membrane. Reservoir is used to store the drug and
microneedle array provides interface between the drug

The advantages of electrostatic micropumps are low
power consumption which is of the order of 1mW and
fast response time. The most common types of
mechanical micropumps are displacement pumps
involving a pump chamber which is closed with a
flexible diaphragm. Under pressure in the pump chamber
results in the flow of fluid inside the pump chamber
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The micropump provides the driving mechanism to
deliver the drug from the reservoir to the catheter. The
requirements for drug delivery include small size and
high reliability. The DDS should be capable of delivering
drugs against a back pressure of blood in the range of
8mmHg to 12mmHg in the veins or greater than
120mmHg in the arteries. The DDS uses an in-plane
silicon pump fabricated from silicon-on-insulator wafer
by deep reactive ion etching process

through the inlet valve. Over pressure in the pump
chamber transfers the fluid out of the pump chamber
through the outlet valve.

B. Reservoir
The reservoir plays an important role in determining
the size of the implantable device. The reservoir is
similar in design to the vascular access ports. These ports
have been demonstrated to have good bio-stability and
bio-compatibility. The reservoir should have smooth
contours, hold at least 5 ml of the drug and be easily
accessible for refilling. The fluid in reservoir is forced to
flow in the micro-channels due to pressure difference
induced by the membrane deflection in the pump
chamber. The fluid drawn from the reservoir into the
pump chamber until an equilibrium pressure was
established. The size of the reservoir can be varied based
on need at the same time retaining the size of the pump.
For reasons of biocompatibility, titanium or silicon
reservoir is used.

Figure 2: Structure of micropump
Photograph of the micropump is shown in figure 3. The
specification of micropump is given in table 1.

Figure 3: Photograph of Micropump
TABLE I:

C. Microneedle

SPECIFICATION OF MICROPUMP

The most extensively developed field of external
MEMS technology is microneedles for transdermal drug
delivery. The microneedle array on a flexible substrate
could be mounted on non-planar surface or even on
flexible objects such as a human fingers and arms.
Transdermal delivery is a popular alternative for drugs
with low oral bioavailability such as proteins. The skin,
however, is an effective barrier against penetration by
most agents, and many strategies have been employed to
circumvent this barrier, including treatment with
chemical permeation enhancers, ion tophoresis, and
ultrasound. The simplest means to counter the skin
barrier is to puncture it with a needle, but conventional
needles cause considerable discomfort and may lead to
scarring, infection, and other damage to underlying
tissues.

Flow rate 1 - 50μL/min (controlled by drive
frequency)
Pressure Max30kPa
less than 10μW
Power
Materials silicon, glass
Micro-mixer, micro flow meter and electrochemical
sensor are shown in figure 4.

(a)

However, the top 20 µm of the epidermal layer,
called the stratum corneum, constitutes the skin’s
primary permeation barrier, whereas the skin’s nerves
are located a few hundred microns below. Microneedles
of length approximately 100 µm can penetrate the barrier
into the underlying cells and interstitial fluid without
causing pain. MEMS technology is used to precisely
manufacture a wide variety of microneedles that can be
used either for interstitial fluid sampling or for drug
delivery. These needles fall into three general categories:
solid durable, solid degradable, and hollow. The simplest

(b)

(c)
Figure 4: (a) Micro-mixer, (b) micro flow meter and
(c) electro-chemical sensor
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microneedle system is an array of solid durable needles
that produce micro-punctures in the skin barrier.
Therapeutic agents are subsequently applied and diffuse
through the holes. Photograph of microneedles array is
shown in figure 5.

circuits will improve, while the total circuit area, power
consumption and cost will be reduced. The telemetry
module consists of a transmitter unit and a receiver unit.
The transmitter includes operational amplifiers, amplifier
circuit, a miniature antenna and a transmitter chip. The
receiver has a receiver chip and signal conditioning
circuitry. The antenna chosen is a copper solenoid. The
antenna is soldered on a small printed circuit board with
the transmitter chip and lumped elements with operating
frequency of 433MHz. Figure 6 shows the use of RF
telemetry in the medical field.

Figure 5: Photograph of microneedles array
A. Blood Pressure Sensor
MEMS pressure sensors have been developed and
commercialized outside of the medical field and
represent one of the largest classes of commercial
MEMS products. The human circulatory system not only
generates pressure within, it has a complex and
constantly varying value by the very nature of the heart
pump and changes that constantly occur in human
plumbing. When we add extreme miniaturization and
biocompatibility to this already complex system, the
BioMEMS challenge is much larger than for any other
MEMS area.

Figure 6: Use of RF telemetry
A. Microcontroller
Peripheral Interface Controller is used to capture the
data and make sense of it for the required applications.
The evolutionary paths of medicine and electronics are
linked, with electronic innovation enabling new medical
devices, while medical innovation demands new
capabilities from electronics. At the same time, market
forces are driving changes in electronic medical devices.
New classes of implanted devices call for lower power
and smaller size. A broad product portfolio allows
medical device designers an appropriate integration of
both analog and digital peripherals, ranging from simple
digital to sophisticated analog modules.

There are a wide variety of applications for MEMS
in medicine. The first and by far the most successful
application of MEMS in medicine (at least in terms of
number of devices and market size) are MEMS pressure
sensors. MEMS pressure sensors are used to measure
intrauterine pressure during birth, monitors patient’s vital
signs, specifically the patient’s blood pressure and
respiration, used in ventilators to monitor the patient’s
breathing and used in kidney dialysis to monitor the inlet
and outlet pressures of blood and the dialysis solution
and to regulate the flow rates during the procedure. More
recently, MEMS pressure sensors have been developed
and are being marketed that have wireless interrogation
capability. These sensors can be implanted into a human
body and the pressure can be measured using a remote
mechanism.

Microcontrollers are used in automatically
controlled products and devices, such as medical
equipments, automobile engine control systems, remote
controls, office machines, appliances and power tools.
By reducing the size, cost, and power consumption
compared to a design using a separate microprocessor,
memory, and input/output devices, microcontrollers
make it economical to electronically control many
processes. Internal ADCs are successive way to integrate
analog world in to embedded systems using only one
microcontroller die. Recent versatile devices offer nonvolatile storage options from 128bits to 1Mbit. This
functionality is further strengthened in devices that are
enabled with communications capability, allowing them
to send data to a PC for storage and analysis.

B. RF telemetry
The High frequency circuits are benefiting
considerably from the advent of RF-MEMS technology.
Electrical components such as inductors and tunable
capacitors can be improved significantly compared to
their integrated counterparts if they are made using
MEMS and Nanotechnology. With the integration of
such components, the performance of communication

IV. DISCUSSION
The fabricated structure of mechanical micropump
mentioned above is composed of glass and silicon.
However in view of the increased use of MEMS-based
micropumps in implantable drug delivery systems and
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combined isotropic and anisotropic etching processes in
etching machine.

emphasis on lowering the manufacturing costs, silicon is
now being replaced with polymer based materials such
as polydimethylsiloxane (PDMS). The use of polymer
based materials is rapidly growing because of their good
biocompatibility, excellent physical and mechanical
properties, low cost and simple and fast fabrication.
Various factors other than pressure and flow rate are
relevant to the selection of mechanical micropump. The
magnitude of applied voltage required for these
micropumps is one of the important factors which can be
compared directly. Voltage is an important parameter of
micropump as it determines the electronics and other
components to operate the micropump. Figure 7 shows
graphical representation of flow rates using large and
small valves.

V. CONCLUSION
MEMS technologies have been applied to the needs
of biomedical industry, resulting in development of
various categories of micropump concepts, fabrication
technologies, devices and applications. Micropumps for
various biomedical applications such as transdermal
insulin delivery, artificial sphincter prosthesis,
antithrombogenic micropumps for blood transportation,
micropump for injection of glucose for diabetes patients
and administration of neurotransmitters to neurons and
micropumps for chemical and biological sensing have
been reported. Biocompatibility of MEMS-based
micropumps is becoming increasingly important and use
of biocompatible polymer based materials such as
polydimethylsiloxane
(PDMS)
is
growing.
Piezoelectrically actuated mechanical displacement
micropumps have been the focus of particular attention
and have been widely used in drug delivery and point of
care testing systems. The applied voltage is a key
constraint factor for drug delivery driving power. In
other words, the micropumps have to be limited by low
applied voltage because of their critical application in
drug delivery systems. Electrostatic and piezoelectric
micropumps require high driving voltage. Micropumps
with conducting polymer film actuators appear to be the
most promising mechanical micropumps which provide
adequate flow rates at very low applied voltages. To
select a micropump suitable for a suitable application is a
challenge and this will motivate researchers to work on
developing micropumps and using them in practical
biomedical and drug delivery systems.

Figure 7: Flow rates with large and small valves
Electrostatic, piezoelectric and thermo-pneumatic
micropumps produce higher flow rates at the expense of
high-applied voltage values. Micropumps with
conducting polymer film actuators appear to be the most
promising mechanical micropumps which provide
adequate flow rates at very low applied voltage.
Bimetallic micropumps also require less voltage and
provide higher flow rates. Electro-wetting and
electrochemical type of micropump are the most
promising ones which exhibit high flow rate at low
applied voltage. Working fluid properties also influence
the flow rates and must be taken into account in choosing
non-mechanical micropumps. Electro-osmotic and
magneto-hydrodynamic micropumps can handle many
working fluids which are widely used in chemical and
biological analysis.
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Abstract - Face recognition is one of the most relevant applications of image analysis. It’s a true challenge to build an automated
system which equals human ability to recognize faces. In the topic presented below the focus is on application of face recognition in
Neuroscience, to help people affected with Prosopagnosia. Prosopagnosia is a disorder of face perception where the ability of a
patient to recognize faces is impaired, while the ability to recognize other objects may be relatively intact.There are many algorithms
proposed for face recognition. The most successful approach of those are the extensions of the principal component analysis.
Keywords--Prosopagnosia,eigenface, face recognition, principal component analysis,matlab, adaboost algorithm, Haar Filter.

I.

to memory dysfunction, memory loss, impaired vision,
or learning disabilities.

INTRODUCTION

Information and Communication Technology is
increasingly making a foray into all aspects of our life
regardless of sectors. Its opening a world of
unprecedented scenarios and possibilities where people
interact with electronic devices embedded in their
environments that are sensitive and responsive to the
presence of users. Although humans are quite good
identifying known faces, we are not very skilled when
we must deal with a large number of unfamiliar faces.
Computers, with an almost limitless memory and
computational speed, should overcome the limitations
of a human being. Face recognition imbibes multiple
technology solutions in the likes of pattern recognition,
neural networks[3], computer graphics, image
processing etc...

Fig.1 Location of Fusiform gyrus

II. PROSOPAGNOSIA
Prosopagnosia is a neurological disorder
characterized by the inability to recognize faces.
Prosopagnosia is also known as face blindness or facial
agnosia. Previous studies have shown that the lesions
producing the disorder can occur in diverse areas of the
brain. Depending upon the degree of impairment, some
people with prosopagnosia may only have difficulty
recognizing a familiar face; others will be unable to
discriminate between unknown faces, while still others
may not even be able to distinguish a face as being
different from an object.

Fig.2 Fusiform area.
Prosopagnosia is thought to be the result of
abnormalities, damage, or impairment in the right
fusiform gyrus( Refer fig:1), a fold in the brain that

Some people with the disorder are unable to
recognize their own face. Prosopagnosia is not related
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in recognizing the individual.It can be shown in
Figure 4.

appears to coordinate the neural systems that control
facial perception and memory. Prosopagnosia can result
from stroke, traumatic brain injury, or certain
neurodegenerative diseases
III. ON LINEF ACERECOGNITION
ALGORITHM
Proposed System:
A new online boosting algorithm is introduced: a
face recognition method that extends a boosting-based
classifier by adding new classes while avoiding the need
of retraining the classifier each time a new person joins
the system. The classifier is learned using multitask
learning principle where multiple verification tasks are
trained together sharing the same feature space. The new
classes are added by taking advantage of the structure
learned previously, being the addition of new classes not
computationally demanding. The present proposal is
going to validated with different facial data sets by
comparing this approach with the current state-of-the-art
techniques.

Fig.4 Application in neuroscience
IV. FACE DETECTION
Recently, a powerful face detection method based
on AdaBoost algorithm is drawing attention to various
applications. This method provides face detection
systems with a good detection rate, although a
considerable number of weak classifiers are needed.

Feature
Extraction (2)
Database

Image
Preprocessing

Single Frame

Face
Localization

Feature
Extraction (1)

Boosting
Algorithm

Training Phase

Face Detection based on Haar-like features
andAdaBoost algorithm:

Testing Phase

This technique relies on the use of simple Haar-like
features with a new image representation (integral
image). TheAdaBoost is used to select the most
prominentfeatures among a large number of extracted
features. Finally, a strong classiﬁer fromboosting a set
of weak classiﬁers would be extracted. This approach
has proven tobe an eﬀective algorithm to visual object
detection and also one of the ﬁrst real-time frontal-view
face detectors.

Frame Capture

Face
Localization

Feature
Extraction (1)

Boosting Algorithm

Recognition

Feature
Extraction (2)

Fig.3 Top level Block Diagram

The eﬀectiveness of this approach is based on some
particular facts.

Phase one of implementation of the system would
be to collect a wide variety of facial images. Collecting
standard pictures of co-operative friends and family
members lead to a suitable sample collection. Each
person was photographed at various angles to provide
different perspectives of the same facial image. Each of
the pictures is tagged with the respective person's
credentials in the data base. During the execution of the
application if any one of the subjects who have an image
in the data base appears in front of the camera the
applications instantly recognizes the individual and pulls
up the contacts and other details of the individual. The
information displayed on the screen can help the patient

1.

Using a set of simple masks similar to Haarﬁlters.

2.

Using integral image representation which
speeds up the feature extraction.

3.

Using a learning algorithm, AdaBoost, yielding
an eﬀective classiﬁer, whichdecreases the
number of features.

4.

Using the Attentional Cascade structure which
allows background region of animage to be
quickly discarded while spending more
computation on promisingobject-like regions.
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(ii)Subtract the mean. The average image a has to be
calculated and then subtracted from each original image
in T.

Haar-like features: Feature extraction
Working with only image intensities ( i.e. the
greylevel pixel values at each andevery pixel of
image) generally makes the task computationally
expensive. An alternate feature set to the usual
image intensities can be much faster. This featureset
considers rectangular regions of the image and sums
up the pixels in this region.Additionally, features
carry better domain knowledge than pixels. The
feature value is deﬁned as the diﬀerence value
between the sumof the luminance of some region(s)
pixels and the sum of the luminance of
otherregion(s) pixels. The position and the size of
the features depend on the detectionbox.
V. PCA BASED EIGENFACE ALGORITHM

Fig.5 Mean and average of pixels on face

Eigenfaces are a set of eigenvectors used in the
computer vision problem of human face recognition. A
set of eigenfaces can be generated by performing a
mathematical process called principal component
analysis (PCA)[1] on a large set of images depicting
different human faces. Informally, eigenfaces can be
considered a set of "standardized face ingredients",
derived from statistical analysis of many pictures of
faces.

(iii)Calculate the eigenvectors and eigenvalues[2] of the
covariance matrixS. Each eigenvector has the same
dimensionality (number of components) as the original
images, and thus can itself be seen as an image. The
eigenvectors of this covariance matrix are therefore
called eigenfaces. They are the directions in which the
images differ from the mean image. Usually this will be
a computationally expensive step (if at all possible), but
the practical applicability of eigenfaces stems from the
possibility to compute the eigenvectors of S efficiently,
without ever computing S explicitly, as detailed below.

Practical implementation
To create a set of Eigen faces,
(i)Prepare a training set offace images. The pictures
constituting the training set should have been taken
under the same lighting conditions, and must be
normalized to have the eyes and mouths aligned across
all images. They must also be all resampled to a
common pixel resolution (r × c). Each image is treated
as one vector, simply by concatenating the rows of
pixels in the original image, resulting in a single row
with r × c elements. For this implementation, it is
assumed that all images of the training set are stored in a
single matrixT, where each row of the matrix is an
image.

Fig. 5 Corresponding eigen faces of training set of
images.
(iv) Choose the principal components. The D x D
covariance matrix will result in D eigenvectors, each
representing a direction in the r × c-dimensional image
space. The eigenvectors (eigenfaces) with largest
associated eigenvalue are kept as eigenspace.

Fig.4 Training set of images
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These eigenfaces can now be used to represent both
existing and new faces: we can project a new (meansubtracted) image on the eigenfaces and thereby record
how that new face differs from the mean face. The
eigenvalues associated with each eigenface represent
how much the images in the training set vary from the
mean image in that direction. We lose information by
projecting the image on a subset of the eigenvectors, but
we minimize this loss by keeping those eigenfaces with
the largest eigenvalues. For instance, if we are working
with a 100 x 100 image, then we will obtain 10,000
eigenvectors. In practical applications, most faces can
typically be identified using a projection on between
100 and 150 eigenfaces, so that most of the 10,000
eigenvectors can be discarded.

There are different algorithms available to perform face
recognition. Here algorithms were developed for each
component and their performance was evaluated in real
time environment. It is concluded that Eigenfaces is an
excellent basis for face recognition system, providing
high recognition accuracy and moderate insensitivity to
lightning variations. Eigenfaces are sensitive to scale
reductions of less than 88% and rotations of more than
10 degrees.
The solution proposed above can be of great
significance to a patient suffering from “face blind”. A
portable device with an on board camera can be used by
the patient to take pictures of individuals who he/she
encounters in the real world. ( Provided that familiar
people to the patient is expected to have their credentials
in the database ). The application on the portable device
can then pull up the information of the individual from
the database. This can inspire the individual to be
confident to lead a normal life in the real world.

Computing the eigenvectors
Performing PCA directly on the covariance matrix
of the images is often computationally infeasible. The
rank of the covariance matrix is limited by the number
of training examples: if there are N training examples,
there will be at most N-1 eigenvectors with non-zero
eigenvalues. If the number of training examples is
smaller than the dimensionality of the images, the
principal components can be computed more easily as
follows.

REFERENCES
[1] P. Belhumeur, J. Hespanha, and D. Kriegman,
“Eigenfacesvs.Fisherfaces: Recognition Using
Class Specific Linear Projection,”IEEETrans.
Pattern Analysis and Machine Intelligence, vol.
19,pp. 711-720, 1997.

Let T be the matrix of preprocessed training
examples, where each column contains one meansubtracted image. The covariance matrix can then be
computed as S = TTT and the eigenvector decomposition
ofS is given by

[2] M. A. Turk and A. P. Pentland; “Face recognition
using eigenfaces”; Proc. of the IEEE on Computer
Soc. Conf., 1991.
[3] Donald
B.
Percival
and
Andrew
T.
Walden, Wavelet Methods for Time Series Analysis,
Cambridge University Press, 2000, ISBN 0-52168508-7

However TTT is a large matrix, take the eigenvalue
decomposition of

then we notice that by pre-multiplying both sides of the
equation with T, we obtain



Meaning that, if ui is an eigenvector of TTT, then vi=Tui
is an eigenvector of S.
VI. CONCLUSION AND FUTURE WORK
Face recognition is rapidly developing area with
many possible applications which includes crowd
surveillance to human-computer interaction. The goal of
this project is to develop a real time face recognition
system for people who suffer from ‘face blind’, where
the application of face recognition in the area of
neuroscience might be of paramount importance.
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Abstract - This paper has proposal to develop audio-video synchronization in the bit-stream syntax using the Slice type and MacroBlock usage. The Media file like MP4, MOV and M4Vcontainer formats consists of both Audio and Video packed as tracks. The
Video is encoded in H.264 format while Audio is encoded in AAC formats. There is a common way to achieve synchronization by
looking into the type of Slice and the type of MB. This can be achieved by scanning across all the atoms present within the Media
data. Time synchronization can be achieved by taking input from the Sample to Time atoms and feeding the data into Auxiliary
units. The Slice type plays important role for synchronization as the decode order and display order for Video are different and
sufficient time is taken to decode the video based on Profile, Level, type and number of Macroblocks for High profile. So the
synchronization can be achieved for a Program stream or a Digital storage medium playback by synchronizing the formats based on
type of slice information.
Keywords: H.264 video, AAC audio, Multiplexing/de-multiplexing.

I.

achieving lip sync between the individual streams and
providing provision to detect and correct bit errors and
packet losses.

INTRODUCTION

With better quality and less bandwidth requirement,
digital television transmission has already replaced
analog television transmission in a big way. With the
advent of HDTV, transmission schemes are aiming at
transmitting superior quality video with provision to
view both standard format and wide screen (16:9)
format along with one or more audio streams per
channel. Digital video broadcasting (DVB) in Europe
and advanced television systems committee (ATSC) in
North America are working in parallel to achieve high
quality video and audio transmission. Choosing the right
video codec and audio codec plays a very important role
in achieving the bandwidth and quality requirements.
H.264, MPEG-4 part-10 or AVC , achieves about 50%
bit rate savings as compared to earlier standards . H.264
provides the tools necessary to deal with packet losses in
packet networks and bit errors in error-prone wireless
networks. These features make this codec the right
candidate for using in transmission.

Factors to be considered for multiplexing and
transmission :


Split the video and audio coded bit streams into
smaller data packets



Maintain buffer fullness at de-multiplexer without
buffer overflow or underflow



Detect packet losses and errors



Send additional information to help synchronize
audio and video.

Packetization
There are two layers of packetization process
carried out. First layer of packetization yields packetized
elementary stream (PES) and the second layer yields
transport stream (TS). This second layer is what is used
for transmission. Multiplexing takes place after the
second layer of packetization, just before the
transmission.

Advanced audio coding (AAC) is a standardized
lossy compression scheme for audio, This codec showed
higher coding efficiency and superior performance at
both low and high bit rates, as compared to MP3 and
AC3. The H.264 video and AAC audio coded bit
streams need to be multiplexed in order to construct a
single stream. The multiplexing process mainly focuses
on splitting the individual streams into small packets,
embedding information to easily realign the packets,

Packetized elementary stream
The packetized elementary stream (PES) packets
are obtained by encapsulating coded video, coded audio,
and data elementary stream. This forms the first layer of
packetization. The encapsulation on video and audio
data is done by sequentially separating the elementary
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This method has the following advantages over
using clock samples as timestamps.

streams into access units. Each PES packet contains data
from one and only one elementary stream. PES packets
may have a variable length since the frame size in both
audio and video bit streams is variable. The PES packet
consists of the PES packet header followed by the PES
packet payload. The header information distinguishes
different elementary streams, carries the synchronization
information in the form of timestamps and other useful
information.
AUDIO OR VIDEO ELEMENTARY
STREAM

PES

Header

PES

Frame number as timestamp
The proposed method uses frame number as
timestamps. Both H.264 and AAC bit streams are
composed of data blocks sorted into frames. A particular
video bit stream has a constant frame rate during
playback specified by frames per second (fps). So, given
the frame number, one can calculate the time of
occurrence of this frame in the video sequence during
playback as follows:
(1)

AAC compression standard defines each audio frame to
contain 1024 samples. The audio data in the AAC bit
stream can have any discrete sampling frequency
between 8 – 96 kHz. The frame duration increases from
96 kHz to 8 kHz. However, the sampling frequency and
hence the frame duration remains constant throughout a
particular audio stream. So, the time of occurrence of
the frame during playback is as follows:

1024 * frame number
Sampling rate



Saves the extra PES header bytes used for sending
the program clock reference (PCR) information
periodically.



No synchronization problem due to clock jitters or
inaccurate clock samples.



No propagation of delay between audio and video
due to drift between the master clocks at the
transmitter and receiver.

The second layer of packetization forms a series of
packets called as transport stream (TS). These are fixed
length sub divisions of the PES packets with additional
header information. These packets are multiplexed
together to form a transport stream carrying more than
one elementary stream. A TS packet is 188 bytes in
length and always begins with a synchronization byte of
0x47. This structure of the packet was originally chosen
for compatibility with ATM systems . However there
are some applications where more bytes are added at the
end to accommodate error correction data like ReedSolomon or CRC error check data. There are a few
constraints to be met while forming the transport
packets:

Fig. 1: PES from elementary stream

Playback time =

Less complex and more suitable for software
implementation.

Transport stream

PES

Payload

Time of playback = Frame number /fps





Total packet size should be of fixed size (188
bytes).



Each packet can have data from only one PES.



PES header should be the first byte of the transport
packet payload.



PES packet is split or stuffing bytes are added if the
above constraints are not met.

The encapsulation of PES packets to form TS
packets is shown in Fig 2
PES
Header

PES Payload

(2)

Thus from (1) and (2) we can find the time of
playback by encoding the frame numbers as the time
stamps. In other words, given the frame number of one
stream, we can the find the frame number of the other
streams that will be played at the same time as the frame
of the first stream. This will help us synchronize the
streams during playback.

Transport
Stream
Packet

Payload

Transport
Header

Stuffing
bytes

Fig 2: TS packet formation from PES packet
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TS packet header

which consists of different types of slices like I,P, B.
The audio samples are equally distributed and each
sample is of same length. The size of time to decode and
the time taken to display depends on various factors.

The TS packet normally consists of a 3 byte header.
However, if adaptation field is present, then an
additional byte is added to the header and 184 bytes are
available for payload including the adaptation field. The
header structure of the TS packet with the description of
the syntax is as follows.


I slice has maximum residues and size of each I
slice is indicated by start of IDR within NAL header.
P slice has fewer residues and it is inter predicted slice.

Payload unit start indicator :

B slice has minimal residues and it is bi-directionally
inter predicted

Single bit flag set to indicate presence of PES
header in the payload.




T(I slice) ≈ ∑ MB(I)*T(IDCT)

Adaptation field control :

T(P slice) ≈ ∑ MB(I)*T(IDCT') + ∑ MB(P)

Single bit flag to indicate presence of any data
other than PES data in payload.

T(B slice) ≈ ∑ MB(I)*T(IDCT'') + ∑ MB(P) +
MB(B)

PID (Packet identifier) :

T(IDCT) > T(IDCT') > T(IDCT'')

Each elementary stream has a unique 10 bit PID.
Some are reserved for NULL packets or PSI (Program
Specific Information). Sequence parameter set and
picture parameter set are sent as PSI at frequent
intervals. Null packets are used to maintain constant bit
rate.


T(Slice) is proportional to size of I slice.
Audio samples can be decoded faster than video but
cannot be ∞. So The proposed solution is mentioned in
below figure
When there is a I slice header in NAL the number
of MB's present within the Slice should be counted and
add delay based on (Number of MB's / Frame rate )*
Jittery time .

Continuity counter :

4 bit rolling counter which is incremented by 1 for each
consecutive TS packet of the same PID. To detect
packet loss.


∑

For B and P frames this includes the Motion vectors
also which is significantly lesser than I frames.

Payload byte offset :

If adaptation field control bit is ‘1’, byte offset
value of the start of the payload or the length of
adaptation field is mentioned here.
Proposed Bit-stream Synchronization method:
Synchronization during transmission plays an
important part in avoiding buffer overflow or underflow
at the Decoder. The Video buffer verified should neither
overflow nor underflow.
If lot of information is sent by the Stream the
decoder should not be overloaded as the video should be
displayed in 25 frames or 30 frames per second. In
order to prevent this scenario we have proposed a
method to overcome by looking into the type of the
Slice and initiate the audio decoding so that the video
and audio data is fed to the Auxiliary units and follows
the display order for the video thus rendering minimal
delay for synchronization.

Results:
The compression achieved, using H.264 video
codec and AAC audio codec, in the proposed method is
more than that of the MPEG-2 movie files (.mpg) or
AVI files.

The MP4, MOV and M4V organizes information of
media as tracks and each track consists of either Video
or Audio or Meta data only. So synchronization between
the tracks play important role. The Video tracks consists
of video samples and each sample is of different length
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Some random TS packets are chosen to begin the
de-multiplexing process and the results of the
synchronization process are shown in Table 1. The delay
between audio and video is less than 6 milliseconds in
the observed cases. This delay remains constant
throughout the playback time once synchronized
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Fig. 3: Calculation of playback time using slice type
CONCLUSIONS
This paper has developed an effective transport
stream that would carry multiple elementary streams and
deliver a synchronized multimedia program to the
receiver. This is achieved by adopting 2 layers of
packetization of the elementary stream followed by a
multiplexing procedure. The proposed multiplexing
procedure enables the user to start de-multiplexing from
any TS packet and achieve synchronized playback for
any program. There is also provision for error detection
and correction after receiving the packets. These are
absolutely essential for video broadcasting applications.
Usage of H.264 video bit stream and AAC audio bit
stream helps transmit high quality audio-video at less
bit rates. This meets all the basic requirements to
transmit a high quality multimedia program.
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Abstract - This project describes the assessment of the altered temperature sensation in the type 2 diabetic patients suffering from
peripheral neuropathy. Peltier crystal is used as a temperature threshold determining tool. Its temperature is altered and this is
introduced on the site of examination of the body like palm, foot etc. Tests are conducted for both hot and cold cases. The
thermograph (temp v/s time plot) is plotted using digital values obtained by the electric circuitry in any of the software platforms.
Average values of 3 or more tests yield a better distinctive value of the altered temperature threshold. [1]
Keywords— Temperature, Peltier, Thermograph, Neuropathy, Threshold .

I.

INTRODUCTION

Diabetes is a group of metabolic diseases in which a
person has high blood sugar, either because the body
does not produce enough insulin, or because cells do not
respond to the insulin that is produced. There are,
currently, approximately 33 million patients with
diabetes in India and this number is expected to rise to
about 57 million by the year 2025. Diabetes is
associated with long term complications due to
peripheral neuropathy and microangiopathy. Diabetic
foot is one such complication which leads to frequent
hospitalization and amputation of lower limbs, adding to
disability, reduced quality of life and economic burden
to the country. [2]

a.

PWM Circuit for Peltier Crystal

b.

Bio-Sensor

c.

Analog-to-Digital Converter

d.

Micro-Controller

The Peltier crystal is the thermoelectric module of
around 5cmx5cm sandwich formed by two ceramic
plates with an array of small Bismuth Telluride cubes in
between. When a DC current is applied heat is moved
from one side of the device to the other. PWM circuit
using 555 timer IC is used to provide regulated power
supply to the crystal according to the necessary
controlled heating. This crystal is introduced on the site
of examination and tests for cold and hot conditions are
carried out. The cold and hot temperatures which are
been sensed by the subject are marked. [4] [5] [6]

Peripheral neuropathy is the term for damage to
nerves of the peripheral nervous system, which may be
caused either by diseases of or trauma to the nerve or the
side-effects of systemic illness. Diabetes and post
herpetic neuralgia are the most common causes of
peripheral neuropathy. The numbness and the
inefficiency in sensing the temperature variations of any
hot or cold substance is a qualitative process. The main
aim of the project is to convert this qualitative process to
a quantitative analysis. The various stages of the
numbness and variation in the temperature threshold are
experimented to express in the terms of values. [3]
II. METHODOLOGY
The project is a combination of Hardware and
Software. The Hardware includes the following working
modules.

Fig1. PWM circuit for Peltier Crystal using 555 Timer IC.
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for the assessment of the altered Temperature Threshold
in Diabetic patients suffering from Peripheral
Neuropathy.

LM35 is a bio-sensor used in this project. It is precalibrated in oC. It is sensitive to the external
temperature variations. Corresponding to the external
temperature

V. FUTURE DEVELOPMENTS
In this project, the temperature of the Peltier Crystal
is acquired, and the corresponding digital temperature is
displayed on the LCD display. The main aim of the
project is to obtain a “Thermograph” in the computer.
To obtain the Thermograph, the digital temperature data
has to be fed to the computer. Serial communication is
necessary to feed the digital data to the computer
system. The values hence obtained have to be plotted as
a Thermograph with the help of MATLAB. MATLAB
software is used for Front End Programming.

Fig2. Circuit Diagram of the Project

variations, it produces voltage variations, which is in
analog form. It gives 10mV/ oC. [7]
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The AT89C51 is a micro-controller controls the
major parts of the project like, LCD display, Serial
Communication etc. The Micro-Controller is coded so
that, it performs the following tasks serially. [9]
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Temperature of the Peltier crystal is sensed by the
Bio-Sensor,
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Conversion of Analog data to Digital data



Digital temperature reading is displayed in the LCD
display module.



This data is fed to the computer through serial
communication.

[7] Datasheet of biosensor, LM35 IC.

The fig 2. Shows the major circuitry of the project.

[8] Datasheet of analog-to-digital converter, ADC0804
IC.

[5] PWM circuit using 555 timer
www.dprg.org/tutorials/2005-11a/index.html
[6] Datasheet of 555 Timer IC.

III. OBSERVATIONS

[9] Datasheet of Microcontroller AT89C51.

The LCD shows the digital reading of the
temperature of any object which is sensed at that
instinct.



The corresponding changes in the readings for
every change in the temperature of the Peltier Crystal is
shown in the LCD
IV. INFERENCE
The above circuitry in addition with the serial
communication and front end programming can be used
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Abstract - In diverse fields of engineering Least Mean Square(LMS) algorithm is widely used. The algorithm has been applied to
solve many problems such as system identification ,adaptive noise cancellation, adaptive equalization etc because of its simplicity.
In this paper we present a simple architecture to implement Block LMS algorithm in which error calculations and weight updations
both are calculated in block wise. The LMS algorithm is one of the adaptive filtering algorithm derived from steepest descent
algorithm used in wide variety of applications. Here error is reduced by varying the step size .The hardware outputs are verified with
the simulations from FPGA.
Key Words: FPGA, LMS, BLMS.

I.

INTRODUCTION

values are averaged over the block of the data. Further
simplification of these calculations, error calculations
can be performed once per block of data making it a
block implementation in the true sense and making it
affable for hardware implementation. The algorithm
could be easily implemented on FPGA using minimal
hardware. 1.1 Related work Adaptive filter is a filter
that self-adjusts its transfer function .Most of the
adaptive filters are digital filters which uses error signal
as feed back .Adaptive filters are used for wide variety
of applications such as System identification, Channel
equalization and noise cancellation [1]. Amongst the
adaptive algorithm, the Least Mean Square
(LMS)algorithm is most widely used algorithm. It
consists of ‘N’ number of processing elements, in which
‘N’ is the order of the filter. Here simulation results
from the computer clearly shows that delayed LMS
algorithm is slower than the Block LMS algorithm.
Since its introduction and because of its low complexity
and its simplicity LMS algorithm has been used widely.
However, the convergence rate of the LMS algorithm is
slow and it depends on the eigen value spread of the
autocorrelation matrix of the inputs. In order to
overcome this problem, Block Least Mean
Square(BLMS) algorithm is used[2]. FPGA based
system is suitable for audio reality applications is

The Least Mean Square (LMS)algorithm is
introduced by Widrow and Hoff in 1960.In diverse
fields of engineering Least Mean Square algorithm is
used because of its simplicity. It has been used in many
fields such as adaptive noise cancellation ,adaptive
equalization, side lobe reduction in matched filters,
system identification etc. By using simple architecture
for the implementation of variant Block LMS algorithm
in which weight updation and error calculation are both
calculated in block wise, Hardware outputs are verified
with simulations from FPGA. For the computation
efficiency of the LMS algorithm some additional
simplification are necessary in some application. There
are many approaches to decrease the computational
requirements of LMS algorithm that is block LMS
algorithm [1]. In Block LMS algorithm technique
involves calculation of a block of finite set of output
values from block of input values. Efficient parallel
processors can be used in block implementations of
digital filters which results in speed gains[1]. LMS is
one of the adaptive filtering algorithm derived from
steepest descent algorithm used in wide variety of
applications. Block LMS is one of the variants in which
the weights are updated once per every block of data
instead of updating on every clock cycle of input data.
In Block LMS updation is done at block level but
the error values are calculated every clock and the
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Figure 1 consists of FIR filter where ‘x’ is the input
‘y’ is the filtered output ‘d’ is the desired input error is
obtained by subtracting ‘y’ from ‘d’ . (e = d - y) 1.3
LMS adaptive filter : Basic Concepts

described. Here one of the application described is
Audio Noise Canceller. The system contains Spartan-3
FPGA XC3S400 board is connected to a Philips stereoaudio codec UCB1400. The algorithm for the adaptation
of the filter coefficients and for the FIR filtering
according to the Widrow-Hoff LMS algorithm are
implemented on FPGA board. This paper investigates
the applications of a FPGA system as a hardware for
real time audio processing in a headphone-based audio
system. In a multistage processing pipeline signal
processing is performed. Now a days FPGA systems are
continuously displacing Programmable Digital Signal
Processors system because of their higher bandwidth
and their greater flexibility resulting from their parallel
architecture. One of the functions of the such system is
to eliminate unwanted sound sources from the real
environment,
is
called
as
Adaptive
Noise
Canceller(ANC).Here the objective of the system is the
selective cancellation of disturbing noise without
affecting the other sound[3].

The LMS algorithm is a widely used technique for
adaptive filtering. Its origin is attributed to Windrow and
Hoff (1960) .It is based on the estimation of the gradient
toward the optimal solution using the statistical
properties of the input signal. A significant feature of
the LMS algorithm is simplicity. In this algorithm filter
weights are updated with each new sample as required
to meet the desired output. The computation required for
weights update is illustrated by equation (1). If the input
values u(n),u(n - 1),u(n - 2)....u(n - N + 1) form the tap
input vector u(n), where N denotes the filter length, and
the weights w^0(n)……w^N-1(n) form the tap weight
vector w(n) at iteration n, then the LMS algorithm is
given by the following equations: y(n)=w^h(n)u(n)
e(n)=d(n)-y(n) w^(n+1)=w^(n)+M u(n)e(n) (1) where
y(n) denotes the filter output. d(n) denotes the desired
output. e(n) denotes the filter error (the difference
between the desired filter output and current filter
output) which is used to update the tap weights. M
denotes a learning rate, and W^(n+1) denotes the new
weight vector that will be used by the next iteration[4].

1.2 Methodology Initially, we are going to specify the
requirements that are hardware requirements and
software requirements and then we are going for the
paper design that is writing detail internal structure.
Next thing is the coding part, the code is written using
VHDL language in Xilinx 12.2 software. After that we
are going for behavioral verification where we expect
the desired output for the given input. Next stage is
simulation which is done by using modelsim6.3c. Then
this is fed as a input to the FPGA kit. The FPGA is then
programmed. Finally, hardware simulation is carried out
by Xilinx Spartan III FPGA development board. FPGA
is used because it has ability to re-program in the field to
fix bugs and it includes a shorter time to market and
lower non recurring engineering costs.

II. SYSTEM DESIGN
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Here the architecture is designed to perform in real
time implementation. In input buffering RAMS the
continuous incoming data is stored that provide the
calculations involved until for the weight updation.
From each of the input RAM blocks the data is read out
alternatively and passed in to input data memory. In tap
weight memory block tap weights are initially stored.
Both weights and input datas are passed to the multiplier
simultaneously for multiplication which multiplies both
weight vector and data vector. This result is passed to
adder which adds the output of the multiplier. Then the
adder output is equivalent to the FIR filter output,(which
ideally requires N multipliers depending on the number
of taps which here is reduced to one) is then subtracted
from another input sample to calculate the error. To
calculate the weight updates the obtained error value is
multiplied with data vector and step size to reduce the
error from each calculation. Then updated weights are
added to previous weights and written back to weight
memory. Then updated weights are ready for another
data set. As mentioned earlier ideally FIR filter structure
requires N multiplier depending on the number of
weights considered for implementation. Here multiplier
used is reduced to one so architecture presented
consumes minimum hardware which is convienent for
FPGA implementation.

There are usually two ways to implement the LMS
algorithm, hardware implementation and software
implementation .The hardware implementation of the
algorithm in an FPGA has good real-time ability, but
requires large resources. From Fig4, we can see that an
N-tap adaptive filter requires at least 2N multipliers and
2N adders. The software implementation consumes
trivial amount of resources, however, the low speed of
which makes it uncommonly used.

2.1 System components

III. IMPLEMENTATION

RAM(Random Access Memory) is a form of
computer data storage. Today, it takes the form of
integrated circuits that allow stored data to be accessed
in any order. RAM is called "random access" because
any storage location can be accessed directly. RAM is
used to store data, program, instructions and any
results.RAM is available in the form of ICs as well as in
the form of plug_in_modules.

LMS algorithm mainly consists of two basic process
Filtering process
Adaptive process
- Filtering process
• In filtering process FIR filter output is calculated by
convolving inputs and tap weights.
• Estimation error is calculated by comparing the output
with desired signal.

Multiplexer (mux) is a device that selects one of
several analog or digital input signals and forwards the
selected input into a single line. Multiplexers are mainly
used to increase the amount of data that can be sent over
the network within a certain amount of time and
bandwidth. A multiplexer is also called a data selector.

- Adaptive process
• In adaptive process tap weights are updated based on
the estimation error.
There are three steps involved in LMS algorithm are
• Calculation of filter output.

The Memory Data Register (MDR) is the register
of a computer's control unit that contains the data to be
stored in the computer storage (e.g. RAM), or the data
after a fetch from the computer storage. It acts like a
buffer and holds anything that is copied from the
memory ready for the processor to use it. Adder is used
for addition. Shift register is used to represent sample
delay .truncation is used for minimizing the bits.

• Estimation of error.
• Tap weight updation.
IV. HARDWARE UTILIZATION REPORT
Number of Slices: 38 out of 2448 1% Number of
Slice Flip Flops: 60 out of 4896 1% Number of 4 input
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Abstract - Currently 3gpp LTE (4G) uses static bands for allocating resource to the UE. If the wireless technology will use Dynamic
Spectrum Access (DSA) instead of Predefined Spectrum Access, it can give more throughput. This paper is mainly describes how to
sense the Spectrum Holes or Whitespace of a Cognitive based OFDM System. This paper explains the algorithm for simplifying
approach to spectrum sensing for cognitive OFDM LTE system..

I.

INTRODUCTION

The Cognitive Radio Network technology was first
proposed by Dr Joseph Mitola in the year 1999 [1]. He
conferred the idea how to make Software Defined Radio
(SDR) more personal by applying the Cognition into it.

n (t ),

H0

h × s(t ) + n(t ),

H1

x (t ) =

Where,
x(t ): is the received signal of an unlicensed
user.
s(t ): is the transmitted signal of the licensed user.
n(t ): is the additive white Gaussian noise
(AWGN).
h
H0 :
Fig 1: Different types of spectrum sensing method in
the physical layer [3]

1.

: is the channel gain.
is defined as hypothesis of not having a
signal from the licensed user in the target
frequency Band.

H1 : is defined as hypothesis of having a
signal from the licensed user in the
target frequency Band.

Non Cooperative Spectrum Sensing [3].

Non-cooperative spectrum sensing is used by a
secondary user (i.e. unlicensed user) to detect the
transmitted signal from a primary user (i.e. licensed
user) by using local measurements and local
observations.

The performance of a spectrum sensing technique is
generally measured in terms of the probability of correct
detection (Pd), the probability of false alarm (Pf ), and
the probability of miss (Pm).

The model for signal detection at time t can be
described

Mathematically,
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Pd =
Pf =
Pm =

Prob {decision = H1|H1},
Prob{decision = H1|H0}, and
Prob {decision = H0|H1}.

a. Matched filter Detection Method :
Where,

Matched filter detection is generally used to detect a
signal by comparing a known signal (i.e. a template)
with the input signal. A matched filter will maximize the
received SNR for the measured signal. Therefore, if the
information of the signal from a licensed user is known
(e.g. modulation and packet format), a matched filter is
an optimal detector in stationary Gaussian noise. The
output of a matched filter is then compared to a
threshold to decide whether the primary user signal
exists or not.

H0,

if ∑𝑁
𝑛=1|y[n]| ≤ λ

H1,

Otherwise

is the threshold

II. COOPERATING SPECTRUM SENSING.

Therefore the following binary decision is made [2]:

H0;
H1;

Where,
b.

if ∑𝑁
𝑛=0 y[n]x[n] ∗ ≤ λ

An unlicensed transmitter may not always be able
to detect the signal from a licensed transmitter due to its
geographic separation and channel fading. For example,
in Figure 2, the transmitter and receiver of the
unlicensed user cannot detect the signal from the
transmitter of the licensed user since they are out-ofrange. This is referred to as the hidden node problem. In
this case, when the transmitter of the unlicensed user
transmits, it will interfere with the receiver of the
licensed user.

Otherwise

is the threshold.

Cyclostationary Detection:

The transmitted signal from a licensed user
generally has a periodic pattern. This periodic pattern is
referred to as cyclostationarity, and can be used to detect
the presence of a licensed user.

To solve the hidden node problem in noncooperative transmitter sensing, cooperative spectrum
sensing can be used. In cooperative sensing, spectrum
sensing information from multiple unlicensed users are
exchanged among each other to detect the presence of
licensed users. The cooperative spectrum sensing
architecture can be either centralized or distributed.

A signal is said to be cyclostationary if its
autocorrelation is a periodic function of time t with
some period
c.

Energy Detection:

When the primary user signal is unknown, the
energy detection method is optimal for detecting any
unknown zero-mean constellation signals and can be
applied to CRs. In the energy detection approach, the
radio frequency energy or the received signal strength
indicator (RSSI) is measured over an observation time
to determine whether the spectrum is occupied or not.
Energy detection is usually realised in time domain and
sometimes in frequency domain. The received signal is
squared and integrated over the observation interval.
Then the output of the integrator is compared to a
threshold to decide whether the primary user exists or
not.

2.

Spectrum sensing algorithm
OFDMA Based system [2].

for

cognitive

Following categorise received signals at CRs within
a sub-band of the PS is divided into six classes:



C0: wLP (t) background noise only.



C2: sc(t) primary system control signal.



C3: is(t) interfering signal of the same fundamental

C1: st(t) primary system traffic signal.

symbol rate as PS.

The following binary decision is made [2]:
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C4: i(t) interfering signal of different fundamental

Step 5:

symbol rate as PS.

By CP of OFDMA signal, separate noncollaborative interference and traffic signal from the
primary system

C5: ic(t) interfering control signal.

H0: traffic signals with CP property of the primary
system do not exist

By analysing received signals, CRs determine the
operation state of the PS, where there are five possible
states:






H1: traffic signals with CP property of the primary
system exist

S0 (non-existent): neither C1 nor C2 exist
S1 (existent, inactive): C2 exists but C1 does not
exist
S2 (existent, active, high rate): C1 exists and traffic
is transmitted at high rate in a channel
S3 (existent, active, low rate): C1 exists and traffic
is transmitted at low rate in a channel
S4 (existent, active, idle): C1 exists and no traffic is
transmitted in a channel

If H0 is true, go to Step 9, else go to Step 6.
Step 6:
Synchronise with the primary base station, including
carrier and timing synchronisation, and channel
estimation by preamble.
Then, go to Step 7.
Step 7:

Spectrum Sensing Algorithm

Decode frame header and obtain transmission
parameters of the primary system, including FEC rate,
modulation scheme and resource allocation. These
parameters are used to set nth row of channel state table
from S2, S3 and S4.

This algorithm can be applied to IEEE 802.16 and
other OFDMA systems by adjusting system parameters
(Ts,NFFT , N CP ,l , MC , NC ) is summarised as follows:
Step 1:

Then, go to Step 11.

Initially, set channel state table as S0 and reset radio
resource table.

Step 8:
Measure energy of the control signal and detect the
hypothesis test

Step 2:

H0: control signals do not exist

DL
RB
* Nsc
-1 (sub-carrier), do the
For n = 0 to N RB
following steps. Then, go to Step 12.

H1: control signals exist

Step 3:

If H0 is true, go to Step 11, else go to Step 10.

Measure RSSI and distinguish the hypothesis test
Note: RSSI comprise the linear average of the total
received power in [w] observed only in the OFDM
symbol for antenna port 0 in the measurement
bandwidth.

Step 9:

H0: traffic signals do not exist

H1: control signals of the primary system exist

H1: traffic signals exist

If H1 is true, set the nth row of channel state table as S1.
Then, go to Step 11.

Extract control signal of the primary system from noncollaborative interference
H0: control signals of the primary system do not exist

If H0 is true, go to Step 8, else go to Step 4.

Step 10:
Step 4:

Track period of the control signal and discriminate
between control signals from the primary system and
other systems

Track fundamental symbol rate of the primary system
H0: traffic signals with fundamental symbol rate of the
primary system do not exist

H0: control signals of the primary system do not exist
H1: control signals of the primary system exist

H1: traffic signals with fundamental symbol rate of the
primary system exist

If H1 is true, set the nth row of channel state table as S1.
Then, go to Step 11.

If H0 is true, go to Step 9, else go to Step 5.
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Step 11:

[2] “Cognitive Radio Network” book by Professor
Kwang-Cheng
Chen
National
Taiwan
University, Taiwan and Professor Ramjee Prasad
,Aalborg University, Denmark .

(Optional) Identify system by fundamental symbol rate,
cyclic properties of OFDMA systems and control signal.
Then, go to Step 2.

[3] “Dynamic Spectrum Access and Management”
book in Cognitive Radio Networks by EKRAM
HOSSAIN University of Manitoba; DUSIT
NIYATO ,Nanyang Technological University
(NTU) and ZHU HAN, University of Houston

Step 12:
According to channel state table, set radio resource
table. Then, end of sensing.
CONCLUSION

[4] 3GPP TS 36211 Evolved Universal Terrestrial
Radio Access (E-UTRA); Physical channels and
modulation.

Currently 3gpp LTE (4G) uses static bands for
allocating resource to the UE. It uses Predefined
Spectrum Access to give a throughput of 1Gbps. The
Dynamic Spectrum Access (DSA) gives more
throughput (>1Gbps) by utilizing the unused spectrum.
So, if the wireless technology uses Dynamic Spectrum
Access (DSA) instead of Predefined Spectrum Access, it
can offer more throughputs to users.

[5] 3GPP TS 36212 Evolved Universal Terrestrial
Radio Access (E-UTRA); Multiplexing and channel
co ding.
[6] 3GPP TS 36214 Evolved Universal Terrestrial
Radio Access (E-UTRA); Physical layer;
Measurements.
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Abstract - This paper describes the techniques of correcting the supply voltage sag, swell and interruption in a distributed system. At
present, a wide range of very flexible controllers, which capitalize on newly available power electronics components, are emerging
for custom power applications. Among these, the distribution static compensator (D-STATCOM) and the dynamic voltage restorer
(DVR) are most effective devices, both of them based on the VSC principle. A DVR injects a voltage in series with the system
voltage and a D-STATCOM injects a current into the system to correct the voltage sag, swell and interruption. Comprehensive
results are presented to assess the performance of each device as a potential custom power solution.
Keywords: Power quality, interruption, Voltage sag, Swell, DVR, DSTATCOM.

I.

one of the most severe disturbances to the industrial
equipments.

INTRODUCTION

A Power quality problem is an occurrence
manifested as a nonstandard voltage, current or
frequency that results in a failure or a mis-operation of
end user equipments. Utility distribution networks,
sensitive industrial loads and critical commercial
operations suffer from various types of outages and
service interruptions which can cost significant financial
losses. With the restructuring of power systems and with
shifting trend towards distributed and dispersed
generation, the issue of power quality is going to take
newer dimensions. In developing countries like India,
where the variation of power frequency and many such
other determinants of power quality are themselves a
serious question, it is very vital to take positive steps in
this direction. The present work is to identify the
prominent concerns in this area and hence the measures
that can enhance the quality of the power are
recommended.

Voltage support at a load can be achieved by
reactive power injection at the load point of common
coupling. The common method for this is to install
mechanically switched shunt capacitors in the primary
terminal of the distribution transformer. The mechanical
switching may be on a schedule, via signals from a
supervisory control and data acquisition (SCADA)
system, with some timing schedule, or with no
switching at all. The disadvantage is that, high speed
transients cannot be compensated. Some sags are not
corrected within the limited time frame of mechanical
switching devices. Transformer taps may be used, but
tap changing under load is costly.
Another power electronic solution to the voltage
regulation is the use of a dynamic voltage restorer
(DVR) and distributed static compensator (DSTATCOM). DVRs are a class of custom power devices
for providing reliable distribution power quality. They
employ a series of voltage boost technology using solid
state switches for compensating voltage sags/swells. The
DVR applications are mainly for sensitive loads that
may be drastically affected by fluctuations in system
voltage.

Nowadays, modern industrial devices are mostly
based on electronic devices such as programmable logic
controllers and electronic drives. The electronic devices
are very sensitive to disturbances and become less
tolerant to power quality problems such as voltage sags,
swells and harmonics. Voltage dips are considered to be

The D-STATCOM is a shunt-connected, solid-state
switching power converter that provides flexible voltage
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represents
an
injected
series
voltage.
As long as voltage is in quadrature with the line current,
the series controller only supplies or consumes variable
reactive power. Any other phase relationship will
involve real power as well.

control at the point of connection to the utility
distribution feeder for power quality (PQ) improvements
and also exchanges both active and reactive power
(current) with the distribution system by varying the
amplitude and phase angle of the converter. Since this
device is utilized in steady-state condition for long
term, because of limited capacity of energy storage
system, it cannot inject active power to the system for
long term. The effects of D-STATCOM on voltage
improvement at other nodes are considered and the
optimum location of D-STATCOM in the distribution
network is determined.

2.

As in the case of series controllers, shunt controllers
may be variable impedance, variable source or a
combination of these. In principle all shunt controller
inject current into the system. Even variable shunt
impedance causes a variable current injection in to the
line. As long as injected current is in phase quadrature
with
the
line
voltage
it
supplies
or consumes variable reactive power. Any other phase re
lationship will involve real power exchange also.

At present, a wide range of very flexible controllers,
which capitalize on newly available power electronics
components, are emerging for custom power
applications. Among these, the distribution static
compensator and the dynamic voltage restorer are most
effective devices, both of them based on the VSC
principle. A new PWM-based control scheme has been
implemented to control the electronic valves in the twolevel VSC used in the D-STATCOM and DVR.

3.

Flexible alternating-current transmission systems
(FACTS) are defined by the IEEE as "ac transmission
systems incorporating power electronics-based and other
static controllers to enhance controllability and increase
power transfer capability" Similarly, a FACTS
controller is defined as "a power electronics-based
system or other static equipment that provides control of
one or more ac transmission parameters" .In recent
years, many different FACTS controllers have been
proposed, performing a wide variety of functions.

4.

Combined series-shunt controller

This is a combination of series and shunt controllers
which are controlled in a coordinated manner or a
unified power flow controller with series and shunt
elements. In principle combined shunt and series
controller inject current in to the systemwith the shunt
part of the controller and voltage in series in the line
with the series part of the controller. However when the
shunt and series controllers are unified, there can be
a real power exchange between the series and shunt
controllers via the power link

Basic Types of FACTS Controllers

Basically the FACTS controllers are four types:1. Series controllers
2. Shunt controllers
3. Combined Series-Series Controllers
4. Combined Series -Shunt controllers
1.

Combined series-series controller

This could be a combination of separate series
controllers, which are controlled in a coordinated
manner, or it could be a unified controller. The series
controllers could provide independent series reactive
compensation but also could transfer real power among
the lines via the power link (D.C link). The real power
transfer capability of the unified series-series controller,
referred to as interline power flow controller, makes
it possible to balance both the real and reactive power
flow in the lines. And there by maximize the utilization
of the transmission system. Note that the term “unified”
here means that the DC terminals of all controller
converters are all connected together for real power
transfer.

II. FACTS CONTROLLERS

A.

Shunt Controllers

Series controller

By means of controlling impedance or phase angle
or series injection of voltage a series FACTS control can
control the flow of current. Hence, the series controller
could be variable impedance, such as capacitor, reactor
or power electronics based variable source to serve the
desired need. But generally all series controllers inject
variable voltage in series with line. Even variable
impedance multiplied by current flow through it

III. DYNAMIC VOLTAGE RESTORER, (DVR)
The series voltage controller is connected in series
with the protected load as shown in Fig.1. Usually the
connection is made via a transformer, but configurations
with direct connection via power electronics also exist.
The resulting voltage at the load bus bar equals the sum
of the grid voltage and the injected voltage from the
DVR. The converter generates the reactive power
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A. Test system

needed while the active power is taken from the energy
storage.

Single line diagram of the test system for DVR is
shown in Figure-2 and the test system employed to
carried out the simulations for DVR is shown in Figure8. Such system is composed by a 13 kV, 50 Hz
generation system, feeding two transmission lines
through a 3-winding transformer connected in Y/Δ/Δ,
13/115/115 kV. Such transmission lines feed two
distribution networks through two transformers
connected in Δ/Y, 15/11 kV.

The energy storage can be different depending on
the needs of compensating. The DVR often has
limitations on the depth and duration of the voltage dip
that it can compensate.

Fig. 1 Schematic diagram of a DVR
The system impedance Zth depends on the fault
level of the load bus. When the system voltage (Vth)
drops, the DVR injects a series voltage VDVR through
the injection transformer so that the desired load voltage
magnitude VL can be maintained. The series injected
voltage of the DVR can be written as
=V +Z I -V
L

th L

th

Where V is the desired load voltage magnitude

Using the facilities available in MATLAB
SIMULINK, the DVR is simulated to be in operation
only for the duration of the fault, as it is expected to be
the case in a practical situation. Power System Block set
for use with Matlab/Simulink is based on state-variable
analysis and employs either variable or fixed
integration-step algorithms. Figure-3 shows the
Simulink model of the test system for DVR.

L

Z is the load impedance
Th

I is the load current
L

V is the system voltage during fault condition
th

The load current I is given by,
L

IL= [(PL+J*QL)/ VL]*

Scope 2

Mag

When V is considered as a reference, eqn. (4.1) can be

abc
Phase

L

rewritten as,
Here α, β and δ are the angle of V

A
B
C

, Z and V ,

DVR

th

respectively, and θ is the load power factor angle,

Three -Phase Source

A
B

B

b

C

a2
b2
c2
a3
b3
c3

Three -Phase
Transformer
(Three Windings )

th

a

A
A
C
c
B
B
C
C
Three -Phase
Three -Phase
Series RLC Branch Transformer
(Two Windings )

Discrete ,
Ts = 1e-005
powergui

VDVR ∠α=VL∠0+ZThIL∠ (β- θ)-Vth∠ δ

A

Three -Phase
Series RLC Load

A

a

B

b

C

c

A
B
C

Scope 1

Three -Phase Fault
Three -Phase Breaker 1

A
A
B
B
C
C
Three -Phase
Series RLC Branch 1

a

B

b

B

C

c

C

Breaker

a
b

Breaker 1
Three -Phase
Transformer
(Two Windings )1

θ = tan (Q /P ).

Terminator

A Vabc
Iabc

A

c

Three -Phase
V-I Measurement

Three -Phase
Series RLC Load 1

-1

1

1

1

Breaker 2

The complex power injection of the DVR can be written
as,

2

L

2

Linear Transformer
Linear Transformer
Linear
1 Transformer 2
2

L

3-Phase
Sequence Analyzer

A
B
C

DVR

To verify the working of a DVR employed to avoid
voltage sags during short-circuit, a fault is applied at
point X via a resistance of 0.4 Ω. Such fault is applied
for 100msec. The capacity of the dc storage device is 5
kV.

A
B
C

V

Fig. 2 Single line diagram of the test system for DVR.

A

a

B

b

C

c

Three -Phase Breaker
In4
In1In2
In3

Subsystem

SDVR =

VDVR IL*
Fig. 3 Simulink model of the test system for DVR.
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It may be mentioned that the effectiveness of the DSTATCOM in correcting voltage sag depends on the
value of Z or fault level of the load bus. When the

IV. DISTRIBUTION STATIC COMPENSATOR
(D-STATCOM)
A D-STATCOM (Distribution Static Compensator),
which is schematically depicted in Figure-4, consists of
a two-level Voltage Source Converter (VSC), a dc
energy storage device, a coupling transformer connected
in shunt to the distribution network through a coupling
transformer. The VSC converts the dc voltage across the
storage device into a set of three-phase ac output
voltages. These voltages are in phase and coupled with
the ac system through the reactance of the coupling
transformer. Suitable adjustment of the phase and
magnitude of the D-STATCOM output voltages allows
effective control of active and reactive power exchanges
between the D-STATCOM and the ac system. Such
configuration allows the device to absorb or generate
controllable active and reactive power.

th

shunt injected current I is kept in quadrature with V
sh

L,

the desired voltage correction can be achieved without
injecting any active power into the system. On the other
hand, when the value of I is minimized, the same
sh

voltage correction can be achieved with minimum
apparent power injection into the system. The control
scheme for the D-STATCOM follows the same
principle as for DVR. The switching frequency is set at
475 Hz.
A. Test system

The VSC connected in shunt with the ac system
provides a multifunctional topology which can be used
for up to three quite distinct purposes:
1. Voltage regulation and compensation of reactive
power;
Fig. 5 Single line diagram of the test system for DSTATCOM.

2. Correction of power factor; and
3. Elimination of current harmonics.

Figure-5 shows the test system used to carry out the
various D-STATCOM simulations. Figure-6 shows the
test system implemented in MATLAB SIMULINK. The
test system comprises a 230kV, 50Hz transmission
system, represented by a Thevenin equivalent, feeding
into the primary side of a 3-winding transformer
connected in Y/Y/Y, 230/11/11 kVA varying load is
connected to the 11 kV, secondary side of the
transformer. A two-level D-STATCOM is connected to
the 11 kV tertiary winding to provide instantaneous
voltage support at the load point. A 750 μF capacitor on
the dc side provides the D-STATCOM energy storage
capabilities. To show the effectiveness of this controller
in providing continuous voltage regulation, simulations
were carried out with and with no D-STATCOM
connected to the system.

Here, such device is employed to provide
continuous voltage regulation using an indirectly
controlled converter. Figure 4 the shunt injected current
I corrects the voltage sag by adjusting the voltage drop
sh

across the system impedance Z . The value of I can be
th

sh

controlled by adjusting the output voltage of the
converter.
The shunt injected current I can be written as,
sh

Ish=IL-Is=IL-((VTh-VL)/ZTh)
The complex power injection of the D-STATCOM
can be expressed as,
Ssh = VL Ish*

Discrete ,
Ts = 1e-005
powergui
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Fig. 6 Simulink model of the test system for DVR.

Fig. 4 Schematic diagram of a D-STATCOM.
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V. SIMULATION RESULTS
A. Simulation results of DVR
Case 1: Simulation results of voltage during single
line to ground fault
The first simulation contains no DVR and single
line to ground fault is applied, via a fault resistance of
0.2 Ω, during the period 500–600 ms. The voltage swell
at the load point is 50% with respect to the reference
voltage which is shown in Figure 7.

Fig. 9 Voltage VRMS at load point after the occurrence of
Double Line to ground fault without DVR
The second simulation is carried out using the same
scenario as above but now with the DVR in operation as
shown in Figure 10. The total simulation period is 1000
ms.

Fig. 7 Voltage VRMS at load point after the occurrence of
Single Line to ground fault without DVR

Fig. 10 Voltage VRMS at load point after the occurrence
of Double Line to ground fault with DVR Energy
storage of 4 KV
Case 3: Simulation results of voltage during Three
phase fault
The first simulation contains no DVR and Three
phase fault is applied, via a fault resistance of 0.2 Ω,
during the period 500–600 ms. The voltage swell at the
load point is % with respect to the reference voltage
which is shown in Figure 11.

Fig. 8 Voltage VRMS at load point after the occurrence of
Single Line to ground fault with DVR, Energy storage
of 4 KV
When the DVR is in operation the voltage swell is
mitigated almost completely, and the RMS voltage at
the sensitive load point is maintained normal. The PWM
control scheme controls the magnitude and the phase of
the injected voltages, restoring the RMS voltage very
effectively. The swell mitigation is performed with a
smooth, stable, and rapid DVR response. Voltage at the
sensitive load point is maintained normal.

Fig.11 Voltage VRMS at load point after the occurrence
of three phase fault without DVR
The second simulation is carried out using the same
scenario as above but now with the DVR in operation as
shown in Figure 10. The total simulation period is 1000
ms.

The second simulation is carried out using the same
scenario as above but now with the DVR in operation as
shown in Figure 8. The total simulation period is 1000
ms.
Case 2: Simulation results of voltage during Double
line to ground fault
The first simulation contains no DVR and double
line to ground fault is applied, via a fault resistance of
0.2 Ω, during the period 500–600 ms. The voltage swell
at the load point is 60% with respect to the reference
voltage which is shown in Figure 9

Fig. 12 Voltage VRMS at load point after the occurrence
of three phase fault with DVR Energy storage of 4 KV
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A.

The second simulation is carried out using the same
scenario as above but now with the DSTATCOM in
operation as shown in Figure 16. The total simulation
period is 1000 ms.

Simulation results of D-STATCOM

Case 1: Simulation results of voltage during single
line to ground fault
The first simulation contains no DSTATCOM and
single line to ground fault is applied, via a fault
resistance of 0.2 Ω, during the period 500–600 ms. The
voltage sag at the load point is 85% with respect to the
reference voltage which is shown in Figure 13.

Fig. 16 Voltage VRMS at load point after the occurrence
of Double Line to ground fault with DSTATCOM
Energy storage of 18.5 KV
Fig. 13 Voltage VRMS at load point after the occurrence
of Single Line to ground fault without DSTATCOM

Case 3: Simulation results of voltage during Three
phase fault

When the DSTATCOM is in operation the voltage
sag is mitigated almost completely, and the RMS
voltage at the sensitive load point is maintained normal.
The PWM control scheme controls the magnitude and
the phase of the injected voltages, restoring the RMS
voltage very effectively.
The second simulation is carried out using the same
scenario as above but now with the DSTATCOM in
operation as shown in Figure 14. The total simulation
period is 1000 ms.

Fig.17 Voltage VRMS at load point after the occurrence
of three phase fault without DSTATCOM

Fig. 14 Voltage VRMS at load point after the occurrence of
Single Line to ground fault with DSTATCOM, Energy storage
of 18.5 KV

Fig. 18 Voltage VRMS at load point after the occurrence
of three phase fault with DSTATCOM Energy storage
of 18.5 KV

Case 2: Simulation results of voltage during Double
line to ground fault

The first simulation contains no DSTATCOM and
Three phase fault is applied, via a fault resistance of 0.2
Ω, during the period 500–600 ms. The voltage sag at the
load point is 85% with respect to the reference
voltage which is shown in Figure 17.

The first simulation contains no DSTATCOM and
double line to ground fault is applied, via a fault
resistance of 0.2 Ω, during the period 500–600 ms. The
voltage sag at the load point is 85% with respect to the
reference voltage which is shown in Figure 15.

The second simulation is carried out using the same
scenario as above but now with the DSTATCOM in
operation as shown in Figure 18. The total simulation
period is 1000 ms.
VI. CONCLUSION
In this paper, the power quality problems such as
voltage dips, swells, distortions and harmonics.
Compensation techniques of custom power electronic

Fig. 15 Voltage VRMS at load point after the occurrence
of Double Line to ground fault without DSTATCOM
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devices DVR & DSTATCOM are presented. The DVR
& DSTATCOM handles both balanced and unbalanced
situations without any difficulties and injects the
appropriate voltage component to correct rapidly any
deviation in the supply voltage to keep the load voltage
balanced and constant at the nominal value.
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Abstract - The explosive growth in the communication in various systems has led to millions of sensitive data transferred from one
party to another. The sensitive information is typically exchanged over insecure medium and consequently security of the data
transferred becomes very critical. In this project a secure crypto hardware is proposed to provide the data security through a security
scheme called hybrid encryption scheme. This scheme applies a 128-bit Advanced Encryption Standard (AES), a 160-bit Secure
Hash Algorithm (SHA) and on-chip key generation module. The cryptography processor is designed and developed using FPGA for
various applications like data security. Use of only one algorithm increases the probability of cracking the code which makes our
data less secure or easily accessible. To overcome this problem a single chip dual core algorithm is proposed which is difficult to
crack and access. The dual core comprises of two high standard encryption algorithms named AES and SHA on a single chip with
random switching between them which provides a much complex system to be cracked.
Key Words- Single Chip Dual Core Algorithm, On chip Key generation, Random Switch of algorithms, Advanced Encryption
Standard, Secure Hash Algorithm.

I.

overcome the above mentioned problem we propose
single chip dual core algorithm which is difficult to
crack and access. The dual core comprises of two high
standard encryption algorithms named AES and SHA on
the single chip with automatic switching between them
which provides much complex system to be cracked.
Cryptography is the fundamental component for
securing the Internet traffic. However, cryptographic
algorithms impose tremendous processing power
demands that can be a bottleneck in high-speed
networks. The implementation of a cryptographic
algorithm must achieve high processing rate to fully
utilize the available network bandwidth. To follow the
variety and the rapid changes in algorithms and
standards, a cryptographic implementation must also
support different algorithms and be upgradeable in field.
Otherwise, interoperability among different systems is
prohibited and any upgrade results in excessive cost.
The ultimate solution for the problem would be an
adaptive processor that can provide software-like
flexibility with hardware-like performance. FPGA
technology is a growing area of research that has the
potential to provide the performance benefits of ASICs
and the flexibility of processors. Application specific
hardware circuits can be created on demand to meet the
computing and interconnect requirements of an
application. The basic feature underlying FPGAs is the
programmable logic cell, which is realized by either

INTRODUCTION

The explosive growth in the communication in
various systems has led to millions of sensitive data
transferred from one party to another. The sensitive
information is typically exchanged over insecure
medium and consequently security of the data
transferred becomes very critical. Most of the
transferred data contains confidential data. If these data
fell into the wrong hands, they can manipulate and use
the information for insurance or company claims. In this
project a secure crypto hardware is proposed to provide
the data security through security scheme called hybrid
encryption scheme. The scheme applies 128-bit
Advanced Encryption Standard (AES), 160-bit Secure
Hash Algorithm (SHA) and on-chip key generation
module. The main objective of the project is to design
and development of cryptography processor using
FPGA for various applications like data security. The
secondary objective is to perform the verification and
validation of the developed system. The inspiration for
the project has come from the regular theft occurring in
various databases like hospital, police station, colleges
etc. To provide better security which is independent of
the system and high performance we are developing
cryptography processor. Use of only one algorithm
increases the probability of cracking the code which
makes our data less secure or easily accessible. To
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using anti-fuse technology or SRAM-controlled
transistors. FPGAs have a matrix of logic cells overlaid
with a network of wires. Advanced architectures also
include embedded memory blocks and multipliers. The
computation performed by the logic cells and the
connections between the wires can both be configured.
A logic cell usually consists of lookup-tables (LUTs),
carry logic, flip-flops, and programmable multiplexers.
The multiplexers are utilized to form data-paths inside
the logic cell and to connect the logic cells with the
interconnection
resources.
The
interconnection
resources consist of nearest-neighbors and non-local
wires that are controlled by programmable switches.

Key Management
III. CRYPTOGRAPHY ALORITHMS
A. Advanced Encryption Standard

II. PROPOSED SYSTEM
The data to be transfer is demultiplexed using
demultiplexer. According to the Random Number
Generator (RNG), there will be a random switch of two
algorithms. Depending on the algorithm selected
particular key is selected for the encryption. After the
encryption, encrypted data is multiplexed using
multiplexer, and then it is displayed using display
device. Use of only one algorithm increases the
probability of cracking the code which makes our data
less secure or easily accessible. To overcome this
problem single chip dual core algorithm is proposed
which is difficult to crack and access. The dual core
comprises of two high standard encryption algorithms
named AES and SHA on the single chip with random
switching between them which provides much complex
system to be cracked.

AES, also known as Rijndael, is a block encryption
algorithm which encrypts blocks of 128 b using a unique
key for both encryption and decryption. A block
diagram representation of the algorithm is shown in Fig
3.2. Three versions of the algorithm are available
differing only in the key generation procedure and in the
number of rounds the data is processed for a complete
encryption (decryption). AES-128 uses a 128-b key and
needs 10 rounds. AES-192 and AES-256, respectively,
need 192-b and 256-b keys and 12 and 14 rounds for
processing a block of data. The 128-b input data is
considered as a 4*4 array of 8-b bytes (also called
“state” in the algorithm). The state undergoes four
different operations in each round, except for the final
round which has only three operations. These operations
are “ByteSub,” “ShiftRow,” “MixColumn,” and
“AddRoundKey” operations. “MixColumn” is omitted
in the final round. Each round of the algorithm needs a
128-b key, which is generated from the input key to the
algorithm. The key-scheduler block consists of two
sections: the key expansion unit, which expands the

Key Features:
Single Chip Dual Core Algorithm
Random Switch of algorithms
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input key bits to the maximum number of bits required
by the algorithm, and the key selection unit, which
selects the required number of bits from the expanded
key, for every round. As mentioned before, aside from
the key values, all of the steps in all of the rounds are
the same except for the last round that MixColumn is
not present. Each byte in the state matrix is an element
of a Galois Field GF(28) and all of the operations can be
expressed in terms of the field operations. In simple
terms, GF(2n) is a set of (2n) elements each represented
by an -bit string of 0’s and 1’s and two basic operations:
addition and multiplication. These two operations are
defined such that the closure, associativity, and other
field properties are satisfied. From the implementation
point of view, ByteSub operation can be implemented
by LUT. The ShiftRow can be implemented using a
circular shifter. The MixColumn is the most
complicated operation in this algorithm and needs
GF(28) field multiply and add operations. Due to the
specific choices of the parameters of the algorithm, this
operation can be expressed as a matrix multiplication,
which can be implemented using shift and XOR
operations. Add Round Key is just a logical XOR
operation.

performed in 82 clock cycles, and the bit-rate achieved
is 6.24Mbps/MHz on the input of the SHA1core.
The SHA1 core is equipped with fully-stallable
input and output interfaces. These enable the user’s
application to stop the input stream according to a data
arrival rate, or to stop the output stream when the core is
not able to receive data. The core has been evaluated in
a variety of technologies, and is available optimized for
ASICs or FPGAs. Representative results show that the
core fits in a variety of Xilinx devices, requiring, for
example, about 400 slices for Virtex-5. The complete
deliverables feature comprehensive documentation, and
a bit-accurate software model (BAM). The input
message data is passed in 32-bit words to the core,
masked with the input_valid signal. As long as the
input_ready signal is active, the external application
should keep feeding input data to the core. When the
core has received a complete message 512-bit packet, it
pauses the input stream, and continues the message
processing internally. When the message is processed
and the core is ready for the next message, the core
permits input data to be fed again. On the final message
block, when the last 32-bit word is written, the
last_word input must be activated, to indicate that a hash
value has to be generated to the core’s output. Along
with the last_word, the last_bytes input must indicate
how many bytes are valid in the last word, so that the
padding unit knows how many bytes to pad. IV.
SYSTEM
IMPLEMENTATION
A.
Algorithm
Specification For the AES algorithm, the length of the
input block, the output block and the State is 128 bits.
This is represented by Nb = 4, which reflects the
number of 32-bit words (number of columns) in the
State. 14 For the AES algorithm, the length of the
Cipher Key, K, is 128, 192, or 256 bits. The key length
is represented by Nk = 4, 6, or 8, which reflects the
number of 32-bit words (number of columns) in the
Cipher Key. For the AES algorithm, the number of
rounds to be performed during the execution of the
algorithm is dependent on the key size. The number of
rounds is represented by Nr, where Nr = 10 when Nk =
4, Nr = 12 when Nk = 6, and Nr = 14 when Nk = 8. For
implementation issues relating to the key length, block
size and number of rounds. B. AES Modes of Operation

The SHA1 core is a high-performance
implementation of the SHA-1 Secure Hash message
digest Algorithm. This one-way hash function conforms
to the 1995 US Federal Information Processing Standard
(FIPS) 180-1. It accepts a large, variable-length message
and produces a fixed-length message authorization code.

The AES encryption algorithm accepts one data
block nd the key and produces the encrypted data block.
The nput and output data blocks are of identical size.
The decryption algorithm accepts one encrypted data
block and the key to produce the encrypted data block
have been defined to apply the AES block cipher to
encryption of more than one 128 bit block of data The
most commonly used modes with AES are: electronic
code book (ECB) mode, cipher block chaining (CBC)
mode, output feedback (OFB) mode, cipher feedback
(CFB) mode, and counter (CTR) mode.At the start of

The core is composed of two main modules, the
SHA1 Engine Module and the Input Interface Module as
shown in the block diagram. The SHA1 Engine Module
applies the SHA1 loops on a single 512-bit message
block, while the Input Interface Module performs the
message padding. The processing of one 512-bit block is
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the Cipher, the input is copied to the State array using
the conventions. After an initial Round Key addition,
the State array is transformed by implementing a round
function 10, 12, or 14 times (depending on the key
length), with the final round differing slightly from the
first Nr 1 rounds. The final State is then copied to the
output. All Nr rounds are identical with the exception of
the final round, which does not include the MixColumns
transformation. C. Encryption and Decryption Process
The block diagram is generic for AES specifications. It
consists of a number of different transformations applied
consecutively over the data block bits, in a fixed number
of iterations, called rounds. The number of rounds
depends on the length of the key used for the encryption
process [7]. And it is exactly direct inverse of the
Encryption process in Decryption. All the
transformations applied in Encryption process are
inversely applied to this process. Hence the last round
values of both the data and key are first round inputs for
the Decryption process and follows in decreasing order
[9]. D. Implementation Aspects VHDL is used as the
hardware description language because of the flexibility
to exchange among environments. The code is pure
VHDL that could easily be implemented on other
devices, without changing the design. The software used
for this work is Synthesis Tool Xilinx 12.2. This is used
for writing, debugging and optimizing efforts, and also
for fitting, simulating and checking the performance
results using the simulation tools available on
Modelsim6.3c.

E. Parallelism and Hardware suitability
All four component transformations of the round
act in a parallel way on bytes, rows or columns of the
State. The key expansion is clearly of a more sequential
nature: the value of W[i-1] is needed for the
computation of W[i]. However, in most applications
where speed is critical, the Key Expansion has to be
done only once for a large number of cipher executions.
In applications where the Cipher Key changes often (in
extremis once per application of the Block Cipher), the
key expansion and the cipher Rounds can be done in
parallel.
V.CONCLUSION
The developed system will be highly effective to
protect any kind of data. Use of only one algorithm
increases the probability of cracking the code which
makes our data less secure or easily accessible. To
overcome this problem a single chip dual core algorithm
is proposed which is difficult to crack and access. The
dual core comprises of two high standard encryption
algorithms named AES and SHA on a single chip with
random switching between them which provides a much
complex system to be cracked. Because of many
advantages of AES algorithm such as high security,
performance, efficiency and flexibility, it can indeed be
implemented with reasonable efficiency on an FPGA. In
further SHA algorithm will be designed which is also a
very efficient algorithm. Developing these two standard
efficient algorithms on a single chip with automatic
switching between them provides a system which is
very difficult crack and access.
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Abstract - FCM algorithm has proven a very popular method of clustering for many reasons. In terms of programming
implementation, it is relatively straightforward. However, FCM not considers the spatial information in the image space; it is
sensitive to a considerable amount of salt and pepper noise and imaging artifacts. To overcome this problem, an improved fuzzy cmeans called FCM_S1 and FCM_S2 are proposed in this paper for image segmentation. The algorithm utilizes the spatial
neighborhood membership values in the standard FCM algorithm and modifies the membership weighting of each cluster. The
proposed algorithm is applied on MRI brain image which degraded by Gaussian noise and Salt-Pepper noise demonstrates that the
presented algorithm performs more robust to noise than the standard FCM algorithm, IFCM with L2-norm.
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I.

since it does not consider any information about spatial
context.

INTRODUCTION

Clustering is a process for classifying objects or
patterns in such a way that samples of the same cluster
are more similar to one another than samples belonging
to different clusters. There are two main clustering
strategies: the hard clustering scheme and the fuzzy
clustering scheme. Forgy and MacQueen [1] proposed
K-means clustering algorithm. K-means is one of the
hard clustering methods. The conventional hard
clustering methods classify each point of the data set
just to one cluster. As a consequence, the results are
often very crisp, i.e., in image clustering each pixel of
the image belongs just to one cluster. However, in many
real situations, issues such as limited spatial resolution,
poor contrast, overlapping intensities, noise and
intensity in homogeneities reduce the effectiveness of
hard (crisp) clustering methods. Fuzzy set theory [2, 3]
has introduced the idea of partial membership, described
by a membership function. Fuzzy clustering, as a soft
segmentation method, has been widely studied and
successfully applied in image clustering and
segmentation [4]–[9]. Among the fuzzy clustering
methods, fuzzy c-means (FCM) algorithm [10] is the
most popular method used in image segmentation
because it has robust characteristics for ambiguity and
can retain much more information than hard
segmentation methods [11]. Although the conventional
FCM algorithm works well on most noise-free images, it
is very sensitive to noise and other imaging artifacts,

To compensate this drawback of FCM, a preprocessing image smoothing step has been proposed in
[8], [12], and [13]. However, by using smoothing filters
important image details can be lost, especially
boundaries or edges. Moreover, there is no way to
control the trade-off between smoothing and clustering.
Thus, many researchers have incorporated local spatial
information into the original FCM algorithm to improve
the performance of image segmentation [5], [11], [14].
Tolias and Panas [5] developed a fuzzy rule-based
scheme called the ruled-based neighbourhood
enhancement system to impose spatial constraints by
post processing the FCM clustering results. Noordam et
al. [6] proposed a geometrically guided FCM (GGFCM) algorithm, a semi-supervised FCM technique,
where a geometrical condition is used determined by
taking into account the local neighbourhood of each
pixel. Pham [15] modified the FCM objective function
by including spatial penalty on the membership
functions. The penalty term leads to an iterative
algorithm, which is very similar to the original FCM and
allows the estimation of spatially smooth membership
functions. Ahmed et al. [9] proposed FCM_S where the
objective function of the classical FCM is modified in
order to compensate the intensity inhomogeneity and
allow the labelling of a pixel to be influenced by the
labels in its immediate neighborhood. One disadvantage
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of FCM_S is that the neighborhood labelling is
computed in each iteration step, something that is very
time-consuming.

Input: Raw image; Output: Segmented image;

Chen and Zhang [12] proposed FCM_S1 and
FCM_S2, two variants of FCM_S algorithm in order to
reduce the computational time. These two algorithms
introduced the extra mean and median-filtered image,
respectively, which can be computed in advance, to
replace the neighborhood term of FCM_S. Thus, the
execution times of both FCM_S1 and FCM_S2 are
considerably reduced.



Initialize the cluster centers Ci ( c  3 clusters).



Calculate the distance D between the cluster center
and pixel by using eq. (2).

D 2 ( x j , Ci )  x j  Ci


2

(2)

Calculate the membership values by using Eq. (3).

 D( x , C ) 
  D( x , C ) 

1/ ( m 1)

U ij 

j

c

j

k 1

The organization paper is: In section I, a brief
review of image segmentation given. A concise review
of FCM can be visualized in section II. The proposed
FCM algorithms called FCM_S1 and FCM_S2 are
presented in section III. Further, experimental results
and discussions to support the algorithm can be seen in
section IV. Conclusions are derived in section V.

i

1/ ( m 1)

k

(3)


Update the cluster centers using Eq. (4).
n

Ci 

U
j 1
n

U
j 1

II. FUZZY C-MEAN ALGORITHM
A fuzzy set-theoretic model provides a mechanism
to represent and manipulate uncertainty within an
image. The concept of fuzzy sets in which imprecise
knowledge can be used to define an event. A number of
fuzzy approaches for image segmentation are available.
Fuzzy C-means is one of the well-known clustering
techniques [17].

m
ij

xj
(4)

m
ij


1.

The iterative process starts:
Update the membership values U ij by using Eq. (3).

2.

Update the cluster centers Ci by using Eq. (4).

3.

Update the distance D using Eq. (2).

4.

If Cnew  Cold   ;

(  0.001) then go to step1

5.

Else stop
Assign each pixel to a specific cluster for which the
membership is maximal

Fuzzy
c-means
clustering
algorithm
a
generalization of the hard c-means algorithm yields
extremely good results in image region clustering and
object classification. As in hard k-means algorithm,
Fuzzy C-means algorithm is based on the minimization
of a criterion function.
Suppose a matrix of n data elements (image
pixels), each of size s( s  1) is represented as
X  ( x1 , x2 ,....., xn ). FCM establishes the clustering by
iteratively minimizing the objective function given in
Eq. (1).
c

n

Objective function: Om (U , C )  U ijm D 2 ( x j , Ci ) (1)
i 1 j 1

c

Constraint:

U
i 1

ij

 1; j

th
where, U ij is membership of the j data in the i th cluster

Ci , m is fuzziness of the system (m=2) and D is the
distance between the cluster center and pixel.

FCM algorithm
Fig. 1 shows the flow chart of FCM algorithm and
the implementation steps are given below:

Fig. 1: Standard FCM flowchart
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III. FUZZY CLUSTERING WITH SPATIAL
CONSTRAINTS (FCM_S) AND ITS
VARIANTS

J m  i 1  k 1 uikm xk  vi   i 1  k 1uikm  rN xk  vi

Since FCM did not consider the spatial information
in the image space, it is sensitive to a considerable
amount of salt and pepper noise and imaging artifacts.
To overcome this drawback of FCM, Ahmed et al.
(2002) [13] considered spatial neighbourhood
information to modify FCM with the following
objective function

Where xk is a means of neighbouring pixels lying
within a window around xk . Unlike Eq. (5), xk can be
computed in advance, thus, the clustering time can be
saved. An iterative algorithm for minimizing Eq. (8)
with respect to μ_ikand v_ican similarly in FCM_S be
derived, as shown in Eqs. (9) and (10):

J m   i 1  k 1 uikm xk  vi
c

2

N




NR

 i 1  k 1uikm  rN xk  vi
c

N

c

2

ik 

k

c
i 1

vi 

ik 

vi 

2



c 
 j 1  xk  v j




N
k 1



ikm  xk 



ik  1 .

NR

2







NR



NR

N
(1   ) k 1 ik

rN k



rNk

xr  vi

2





1 m 1

r N k

xr  v j

x

k





c
j 1

N
k 1



 vi

2

  xr  vi

xk  v j

2

  xr  v j

ikm  xk   xk 

(1   ) k 1 ikm
N



2 1 m 1



2 1 m 1

(9)

(10)

However, FCM_S1 is unsuitable for the images
corrupted by impulse noises such as salt and pepper
noise. In order to overcome that problem, FCM_S2 is
designed; a variant of FCM_S1 in which the medianfiltered image replaces the mean-filtered one, to enhance
the robustness to impulse noises like salt and pepper
noise, such an enhancement can be due to the
incorporation of the local median-filtered image in
clustering.

1 m 1

2

2

Therefore, Eqs. (6) and (7) obtain simplification to
some extent. The essence of FCM_S1 is to make both
the original image and the corresponding local
neighbour (for example, 3×3) average or mean-filtered
image have the same prototypes or segmentation result
with aiming to guarantee the gray homogeneity.
FCM_S1 not only considerably reduces the execution
time for clustering an image but also improves the
robustness to Gaussian noise.

Two necessary but not sufficient conditions for Jm to
be at its local extreme will be obtained as follows:

 xk  vi


N

(8)

where xk is the gray value of the kth pixel, vi represents
the prototype value of the ith cluster, uik represents the
fuzzy membership of the kth pixel with respect to cluster
i, NR is its cardinality, xr represents the neighbour of xk
and Nk stands for the set of neighbours falling into a
window around xk. The parameter m is a weighting
exponent on each fuzzy membership that determines the
amount of fuzziness of the resulting classification. The
parameter α is used to control the effect of the
neighbours term. By definition, each sample point xk



c

k

(5)

satisfies the constraint that

2

N




(6)


xr 

(7)

The second term in the numerator of Eq. (7) is in
fact a neighbour average gray value around xk, the
image composed of all the neighbour average values
around all the image pixels forms a so-called local
neighbour average image or equivalently mean-filtered
image.

In both FCM_S1 and FCM_S2, there exists a crucial
parameter α which controls the tradeoff between the
original image and its corresponding mean- or medianfiltered image. When α is set to zero, the algorithm is
equivalent to the original FCM, while when it
approaches infinite, the algorithm acquires the same
effect as the original FCM on the mean- or medianfiltered image, respectively.

A shortcoming of Eqs. (6) and (7) is that computing
the neighbour term will take much time in each iteration
step. In order to reduce the computation, Chen and
Zhang proposed a variant of FCM_S, FCM_S1, which
simplified the neighbourhood term of FCM_S. And the
low-complexity objective function can be written as
follows.
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IV. EXPRIMENTAL RESULTS AND DISCUSSIONS
In order to verify the effectiveness of the proposed
algorithm, experiments were conducted on four brain
MRIs [18] to compare the performance of the proposed
algorithm with that of the standard FCM algorithm and
IFCM with L2-norm.
The Open Access Series of Imaging Studies
(OASIS) [18] is a series of magnetic resonance imaging
(MRI) dataset that is publicly available for study and
analysis. This dataset consists of a cross-sectional
collection of 421 subjects aged 18 to 96 years. The MRI
acquisition details are given in Table 1.

Fig. 2: Flowchart of the proposed algorithm (FCM_S1
and FCM_S2)
Step 1: The number c of these prototypes or clusters
ranges from 2 to c max, fix a certain value c and then
select initial class prototypes and set 𝜀 >0 to a very
small value.

Fig. 3: Comparison of segmentation results (window
size is 3×3) on four brain MRIs with salt & pepper noise
of density 0.02 using FCM, FCM_S1 and FCM_S2. Fig.
4: Comparison of segmentation results (window size is
5×5) on four brain MRIs with salt & pepper noise of
density 0.02 using FCM, FCM_S1 and FCM_S2 Fig. 5:
Comparison of segmentation results (window size is
3×3) on four brain MRIs with 10% Gaussian noise using
FCM, FCM_S1 and FCM_S2.

Step 2: For FCM_S1 and FCM_S2 only, compute the
mean or median filtered image.

Step 3: Update the partition matrix using Eq. (3.9)
(FCM_S1 and FCM_S2).

Step 4: Update the prototypes using Eq. (3.10)
(FCM_S1 and FCM_S2). Repeat Steps 3 and 4 until the
following termination criterion is satisfied:
|Vnew−Vold |<  , where V = [v1, v2, . . . , vc] are the vectors
of cluster prototypes.
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the 3×3 and 5×5 windows are used for FCM, FCM_S1
and FCM_S2. In Fig. 3 and 4 the first column represents
the original images before noise addition; second
column is after salt & pepper noise addition with 0.02
density; remaining columns representing the results of
FCM, FCM_S1 and FCM_S2 respectively.
From Fig. 3 and 4, it is obvious that the proposed
method shows better performance compared to standard
FCM, FCM_S1 and FCM_S2. The FCM_S2’
effectiveness improves when the window size is
increasing from 3×3 to 5×5.
B. Experimental Results with Gaussian Noise
Fig. 5 and 6 are the segmentation results obtained with
10% Gaussian noise. In Fig. 5 and Fig. 6, the 3×3 and
5×5 windows are used for FCM, FCM_S1 and
FCM_S2. The first column in Fig. 5 and 6 represents the
original images before noise addition; second column is
after 10% Gaussian noise addition; remaining columns
represents the results of FCM, FCM_S1 and FCM_S2
respectively.
From Fig. 5 and 6, it is clear that the proposed method
shows better performance compared to standard FCM,
FCM_S1 and FCM_S2. The method FCM_S2 is
improving the effectiveness when the window size is
increasing from 3×3 to 5×5.

Fig. 6: Comparison of segmentation results (window
size is 5×5) on four brain MRIs with 10% Gaussian
noise using FCM, FCM_S1 and FCM_S2.

CONCLUSIONS

Table 1: MRI data acquisition details [18]

Sequence

MPRAGE

TR (msec)

9.7

TE (msec)

4.0

Flip angle
(o)

10

TI (msec)

20

TD (msec)

200

Orientatio
n

Sagittal

Thickness,
gap (mm)

1.25, 0

Resolution
(pixels)

176×20
8

Fuzzy c-means clustering with spatial constraints
(FCM_S1 and FCM_S2) is an effective algorithm
suitable for noisy image segmentation. Its effectiveness
is because of exploitation of spatial contextual
information. Enhanced FCM (Fast FCM) segments the
image on the basis of gray level histogram rather than
on pixels. Its segmentation time is considerably reduced
and almost constant irrespective of the size of the image.
Although the contextual information can raise its
insensitivity to noise to some extent, FCM_S1 and
FCM_S2 still lacks enough robustness to noise and
outliers and is not suitable for revealing non-Euclidean
structure of the input data due to the use of Euclidean
distance (L2 norm).
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Abstract - In this paper, we present the effect of noise . The locked or the wrapped image is never desired. The unlocking or the
unwrapping of the wrapped image is required so that information regarding deformation of a geographical location or a structure can
be used for the benefit of mankind.
Keywords: Wrapped phase, InSAR images, phase discontinuities, phase jumps.

I.

synthetic aperture radar (InSAR), magnetic resonance
imaging (MRI),adaptive optics, vibration and
deformation
measurements,
and
diffraction
tomography.This paper explains a simple algorithm for
wrapping and unwrapping of two-dimensional images.
This paper is organized as follows, Section 2 explains
two dimensional explains two dimensional phase
unwrapping. Section 3 discusses the effects of phase
discontinuities and concludes the paper.

INTRODUCTION

Phase unwrapping is a basic problem in signal
processing. Phase unwrapping is the process of
recovering the original signal from the wrapped image
Different methods to achieve unlocked outputs from
locked inputs have been discussed in [3] and [4]. They
can be subdivided into several different categories,
depending on, e.g., if they work locally or globally.
Network flow, branch-cut, minimum norm methods are
explained in [5]-[7].. Medical, military and industrial
applications require the extraction of the unwrapped
phase signal from the wrapped signal. The phase which
is obtained has 2π phase jumps, which results in the
formation of the wrapped image. [1][2] This wrapped
phase is unusable until the phase discontinuities are
removed . An interferometer is an instrument used to
interfere waves . Interferometry refers to a family of
techniques in which electromagnetic waves are
superimposed in order to extract information about the
waves. Interferometry is an important investigative
technique in the fields of astronomy, fiber optics,
engineering
metrology,
optical
metrology,
oceanography, seismology, quantum mechanics, nuclear
and particle physics, plasma physics, remote sensing and
biomolecular interactions Interferometry makes use of
the principle of superposition to combine or separate
waves in a way that will cause the result of their
combination to have some meaningful property that is
diagnostic of the original state of the waves. This works
because when two waves with the same frequency
combine, the resulting pattern is determined by the
phase difference between the two waves—waves that
are in phase will undergo constructive interference while
waves that are out of phase will undergo destructive
interference. Most interferometers use light or some
other form of electromagnetic wave. There are many
applications based on phase images,e.g., interferometric

II. TWO-DIMENSIONAL PHASE UNWRAPPING
[8][9]
A wrapped phase image obtained from a simulated
InSar is shown in Fig.1. Images like in Fig.1 do not
display much information when seen directly by human
eyes. But, such images of geographical locations or
physical structures convey a lot of information when
processed.

Fig.1: Wrapped phase image obtained from a simulated
InSAR [8]
In this paper ,a simulated image is considered as
shown in Fig.2. This same image is then plotted as a
surface in Fig.3.
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Fig.5: Image in Fig.4 plotted as a surface

Fig.2: Continuous phase image .

Fig.6: Image is unwrapped
III. EFFECTS OF PHASE DISCONTINUITIES
Fig.3: Image in Fig.2 plotted as a surface.

There can be several problems affecting the
unwrapping of image like those faced with the
unwrapping of signals. One of it is the phase being not
continuous. Let us consider a computer generated image
shown in Fig. 7 below. Fig. 7 is an image shown as a
visual array.

Fig.4: The original image as in Fig. 2 is locked.
2.2 The unwrapping process[1][2]
The image which is locked must be unlocked to make it
usable for applications.

Fig.7:A computer generated image with phase change
=12

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

184

Two Dimensional Phase Unwrapping

Fig.8:The Fig.7 is displayed as a surface plot.
Fig.12:Interferogram with covariance 0.79

Fig.9:The unwrapped phase image by overcoming the
phase discontinuities.

Fig.13:Output with covariance 0.99

IV. GRAPH CUTS
CONCLUSION:

The method of graph cuts proves to be very essential.

Phase unwrapping involves a number of steps, some
of which may lead to undesired results due to phase
discontinuties. Thus, it is seen that these factors should
be in exact proportion in order to have the exact
unlocking of the signal.
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Abstract -Visual cryptography is a secret sharing scheme for encrypting a secret image, it is a perfectly secure way that allows secret
sharing without any cryptographic computation, which is termed as Visual Cryptography Scheme (VCS). In this paper secret image
is divided into shares (printed on transparencies), and each share holds some information. At the receiver this shares are merged to
obtain the secret information which is revealed without any complex computation. The proposed algorithm is for color host image,
divided into three color planes Red, Green, Blue and merged with secret image which is binarized and divided into shares. The
decoding requires aligning the result obtained by merging color host image and shares, so as to obtain the secret image.
Keywords-component: visual cryptography; secret shari.

I.

INTRODUCTION



Visual cryptography is a popular solutionfor image
encryption. Visual cryptography was proposed in 1994
by Naor and Shamir who introduced a simple but
perfectly secure way that allows secret sharing without
any cryptographic computation, which they termed as
Visual Cryptography Scheme (VCS) [1].Using secret
sharing concepts, the encryption procedure encrypts
asecret image into the shares(printed on transparencies)
which are noise-like secure images which can be
transmitted
or
distributed
over
anuntrusted
communication channel. Using the properties of the
HVS to force the recognition of a secret message from
overlapping shares, the secret image is decrypted
without additional computations and any knowledge of
cryptography [2].

Robustness against lossy compression
distortion due to its binary attribute [4].

and

In a k-out-of-n scheme of VC, a secret binary image
is cryptographicallyencoded into n shares of random
binary patterns.The n shares are Xeroxed onto n
transparencies, respectively,and distributed among n
participants, one for each participant.No participant
knows the share given to another participant.Any k or
more participants can visually reveal the secret imageby
superimposing any k transparencies together. The
secretcannot be decoded by any k-1 or fewer
participants [5].

VC technique is for binary images where α is the
secret image, γ is a randomly generated share while β is
the other share such that:
αi + βi = γi, i = 0, 1, 2, . . . , n
Thus without β and γ, α cannot be deduced at all
[3]. This scheme provides perfect security with
simplicity [4]. Visual cryptography possesses these
characteristics:


Perfect security



Decryption without the aid of a computing device

Figure 1: (2, 2) Visual Cryptography scheme
To illustrate basic principles of Visual
Cryptography scheme, consider a simple (2, 2)-VC
scheme in Fig. 1. Each pixel p from a secret
binaryimage is encoded into m black and white
subpixels in eachshare. If p is a white (black) pixel, one
of the six columns is selectedrandomly with equal
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probability, replacingp. Regardless of the value of the
pixel p, it is replaced by a set of four subpixels,two of
them black and two white. Thus, the subpixel set
givesno clue as to the original value of p. When two
subpixels originatingfrom two white p are
superimposed, the decrypted subpixelshave two white
and two black pixels. On the other hand,a decrypted
subpixel having four black pixels indicates that
thesubpixel came from two black p pixels [5].
In applications of image processing, the gray levels
of pixels belonging to the object are substantially
differentfrom the gray levels of the pixels belonging to
the background.Thresholding then becomes a simple but
effective tool to separate objects from the background.
The output of the thresholding operation is a binary
image whose one state will indicate the foreground
objects like printed textwhile the complementary state
will correspondto the background. Depending on the
application, theforeground can be represented by graylevel 0, that is,black as for text, and the background by
the highest luminance for document paper that is 255 in
8-bit images or conversely the foreground by white and
the background byblack [6].

Figure 2: color host image

Iterative thresholding is being used based on twoclass Gaussian mixture models. At iteration n, a new
threshold Tn is established using the average of the
foreground and background class means [7]. Two
similar methods are proposed in [8] [9]. Yanni and
Horne [10] initializes the midpoint between the two
assumed peaks of the histogram as gmid=(gmax+gmin)/2,
where gmax is the highest nonzero gray level and g min is
the lowest one, so that (gmax-gmin) becomes the span of
nonzero gray values in the histogram. This midpoint is
updated using the mean of the two peaks on the right
and left, that is, as g*mid = (gpeak1+gpeak2)/2.

Figure 3: primitive color (R, G, B) component
Step 2: Simultaneously secret image is converted to
grayscale image, ifit is color image or consider
grayscale secret image instead, Fig. 4.

II. ALGORITHM FOR ENCRYPTING COLOR
IMAGE

Figure 4: Secret image converted to gray image
Step 3: Converted gray image is further binarized
into blocks or pixels, Fig.5, it is done by comparing with
local threshold and global threshold, for block if
localThresh<= globalContrast and mid_gray >=128,
then pixel = 1 or else pixel = 0. For pixel,if pixel>=
mid_graythen pixel = 1 or pixel = 0.

In this paper, assuming an input 24-bit bitmap color
image which each 3-byte sequence in the bitmap array
represents the relative intensities of red, green, and blue,
respectively for image sized 512×512 RGBpixel for the
host image and 256×256 for secret image[2].
Step 1: Firstly the color host image Fig.2 is
decomposed into three planes under additive model,
namely, red, green, blue, RGB. Fig.3shows the three
primitive color components of Lena image, where each
image has 256 levels of the corresponding primitive
color, and each pixelrepresented by three bytes.
Converting to (R, G, B),where R, G, B {0- 255}.

Figure 5: Binarized image
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Step 4: Inorder to mix or encrypt three plane of host
image with secret image, pixel expansion of secret
image has to be done, this is done using (2, 2) VC
scheme on binarized block. Hence two shares will be
generated namely, share 1 and share 2, each share
contains apart of secret image. To generate these shares,
secret images are read pixel by pixel and mixing (OR
operation) together with pixel of host or cover image.

applied to obtain better result.During binarization
process quantization error and noise might be generated
hence it has to be minimized.
IV. FUTURE WORK
Future work will be to implement Error diffusion
and
VIP
synchronisation
to
attain
a
colorvisualcryptography encryption method that
produces meaningful color shares with high visual
quality.VIP synchronization retains the positions of
pixels carrying visual information of original
imagesthroughout the color channels and error diffusion
generates sharespleasant to human eyes.

Step 5: After mixing share 1 and share 2 with three
planes RGB we obtain user 1 and user 2. Fig. 6,which
when merged together gives the secret image.

V. CONCLUSION
A visual cryptography technique for color image
processing is introduced. This method operates in the
decomposed bit levels of the input color vectors of the
share outputs. The decryption process satisfies the
perfect reconstruction property and recovers the original
cover image by logically decrypting the decomposed bit
vector-array of the color shares.
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Abstract - Security has become important for many applications such as confidential transmission, video surveillance, military,
medical applications etc. Data hiding has been used for thousands of years to transmit data without being intercepted by unwanted
viewers The AES is a symmetric key algorithm in which both the sender and the receiver use a single key for encryption and
decryption. An analysis of the propagation of faults that occur during transmission due to noise is carried out in order to avoid data
corruption due to Single Event Upset’s , the faults are rectified by using Hamming Error Correction code Algorithm. This reduces
the data corruption and increases the performance as a result we can identify the error and also we can encrypt the image as color.
Thus the data corruption due to Single Event Upset can be avoided and the performance can be increased. Thus by using Advanced
Encryption Standard for On-board Earth Observation small satellites the throughput can be increased and data corruption can be
decreased.
Keywords- Earth observation satellite, Output feedback mode, Single event upset, Hamming error correction code, AES

I.

overcome the above problem number of approaches
where made.

INTRODUCTION

An Earth observation (EO) satellites are satellites
specifically designed to observe Earth from orbit this
Earth Observation satellite takes images on earth by
using the image sensors. Earth Observation satellites
were used more effectively in disaster management
support. Today meteorological satellites are widely used
to detect and track severe storms and to support other
whether-driven events [12]. Security services are much
needed to protect the data from unauthorized access
while transmitting data from satellites. On-Board
encryption is used to secure such valuable data. And
also it avoids intrusion. Number of satellite uses onBoard Encryption technique to protect data while
transmission to ground. To protect satellite images some
cryptographic techniques are used.

II. SATELLITE IMAGES AND EXISTING
SYSTEM
A digital image is defined as a two dimensional
rectangle array. The elements of this array are denoted
as pixels. Each pixel has an intensity value (digital
number) and a location address (row, column).
A satellite is an object that orbits another object, the
term is often used to describe an artificial satellite[12]
.The satellite images provide a variety of information,
the satellites pass on information to the base center on
the planet through telephonic messages, pictures from
satellite TV and emergency snap shots retrieved from
ships and aircraft. The satellite images are generated
with the intent of creating an imaging network for even
the most inhospitable regions on land and the oceans
[14].

To provide high security Advanced Encryption
Standard (AES) is used which is approved by NIST.
AES is a block cipher. AES is used in different
application since it provides simplicity, flexibility,
easiness of implementation and high throughput. AES is
also suitable for hardware based implementations. AES
achieves high throughput. At the same time while
encryption process, immunity of encryption is taken into
the account. i.e. encryption process against fault. So to

Satellite operates in harsh radiation which uses OnBoard encryption processor. It is susceptible to radiation
induced faults. The fault occurs in satellite On-Board
devices are called as Single Event Upset [1]. If faulty
data occurs then satellite needs to wait for long time to
receive next data. To prevent this error free encryption
scheme is proposed in On- Board. Advantage for this is
to provide error-free encryption system and error is
much more reduced even in radiation in satellites.
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Disadvantage for this is that the data is further corrupted
while transmission due to noise. Reliability is more
important in avionics design. SEU must be detected and
corrected while sending data to the ground. The Triple
Modular Redundancy (TMR) technique is used. TMR
consists of 3 identical modules which is connected to the
majority voting circuit. Advantage for this is that SEU is
detected and rectified before sending the data to the
ground. Disadvantage is that computation overhead
compared to the existing and it provides less security
[3].

MixColumns, and AddRoundKey. The final round does
not have the MixColumns transformation. The
decryption flow is simply the reverse of the encryption
flow and each operation is the inverse of the
corresponding one in the encryption process.

III. PROPOSED SYSTEM
To overcome the drawbacks which are shown in the
existing system, this proposed system uses a new fault
tolerant technique based on AES. To address the
reliability issues of AES algorithm and to overcome the
SEU. Five modes are used in AES. They are Cipher
block chaining mode (CBC), Electronic code Book
mode (ECB), Cipher Feedback Mode (CFM), Counter
mode (CTR) and Output Feedback mode (OFB).

Fig.1 The AES Algorithm (a)Encryption Structure. (b)
Equivalent Decryption Structure

Cipher Block Chaining is not suitable for satellite
images because data is corrupted due to fault
propagations. In Electronic Code Book if a single bit is
corrupted the entire block is corrupted. In cipher
Feedback mode the fault is propagated to next blocks.
No fault is propagated in counter mode. And also
satellite image communications are not suitable for
counter mode. So to rectify the faults while transmission
of data from satellites in noise an On-Board AES OFB
based encryption is used. The faults are rectified by
using Hamming Error Correction code Algorithm. The
proposed approach reduces the SEU while transmission
of data from satellites with noise.

The round transformation of AES and its steps
operate on intermediate results, called state. The state
can be visualized as a rectangular matrix with four rows.
The number of columns in the state is denoted by Nb
and is equal to the block length in bits divided by 32.
For a 128 bit data block (16 bytes) the value of Nb is 4,
hence the state is treated as a 4*4 matrix and each
element in the matrix represents a byte. For the sake of
simplicity, in the rest of the paper, both the data block
and the key lengths are considered as 128 bit long.
However all the discussions and the results hold true for
192 bit and 256 bit keys as well. By using AES
algorithm the color image is encrypted and sends to the
receiver side. The receiver again decrypts the image and
gets the original color image. The encrypted image by
using AES is shown in the following Fig.2 (b).

IV. ADVANCED ENCRYPTION STANDARD
A modern branch of cryptography also known as
public-key cryptography in which the algorithms
employ a pair of keys (a public key and a private key)
and use a different component of the pair for different
steps of the algorithm. The AES algorithm is a
symmetric-key cipher, in which both the sender and the
receiver use a single key for encryption and decryption.
The data block length is fixed to be 128 bits, while the
key length can be 128, 192, or 256 bits, respectively. In
addition, the AES algorithm is an iterative algorithm.
Each iteration can be called a round, and the total
number of rounds is 10, 12, or 14, when the key length
is 128, 192, or 256 bits, respectively. The 128-bit data
block is divided into 16 bytes. These bytes are mapped
to a 4*4 array called the State, and all the internal
operations of the AES algorithm are performed on the
State. Each round in AES, except the final round,
consists of four transformations: SubBytes, ShiftRows,

Fig 2.a
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Decryption operations are conducted on the State
array[6].
Every byte in the AES algorithm is interpreted as a
finite field element using the notation. All Finite field
elements can be added and multiplied. The addition of
two elements in a finite field is achieved by “adding”
the coefficients for the corresponding powers in the
polynomials for the two elements. The addition is
performed through use of the XOR operation.
Multiplying the binary polynomial defined in equation
with the polynomial x results, can be implemented at the
byte level as a left shift and a subsequent conditional
bitwise XOR with {1b}. This operation on bytes is
denoted by xtime( ). Multiplication by higher powers of
x can be implemented by repeated application of
xtime(). Through the addition of intermediate results,
multiplication by any constant can be implemented [9].

Fig 2 b
Fig 2 (a) Original Image (b) Encrypted Image

B. Output Feedback Mode

The AES encryption algorithm accepts one data
block and the key and produces the encrypted data
block. The input and output data blocks are of identical
size. The decryption algorithm accepts one encrypted
data block and the key to produce the encrypted data
block have been defined to apply the AES block cipher
to encryption of more than one 128 bit block of data .
A. Notations ,
Background

Conventions

and

In the OFB mode the output of the encryption is fed
back into the input to generate a keystream, which is
then XOR-ed with the plain data to generate the cipher
data. If an SEU occurs during encryption in the OFB
mode then all the subsequent blocks will be corrupted
starting from the point where the fault has occurred
.This is because the keystream required for encryption
and decryption is independent of the plain and cipher
data and hence the feedback propagates the faults from
one block to another until the end of the encryption
process. This is demonstrated by introducing an SEU
during the encryption of a plain multispectral satellite
image[6].

Mathematical

The input and output for the AES algorithm consists
of sequences of 128 bits. These sequences are referred
to as blocks and the numbers of bits they contain are
referred to as their length. The Cipher Key for the AES
algorithm is a sequence of 128, 192 or 256 bits. The
basic unit of processing in the AES algorithm is a byte,
which is a sequence of eight bits treated as a single
entity.
b7 x8 + b6 x7 + b5 x6 + b4 x5 + b3 x4 + b2x3 + b1 x2 + b0
x=∑bixi
Internally, the AES algorithm’s operations are
performed on a two-dimensional array of bytes called
the State. The State consists of four rows of bytes. Each
row of a state contains Nb numbers of bytes, where Nb
is the block length divided by 32. In the State array,
which is denoted by the symbol S, each individual byte
has two indices. The first byte index is the row number
r
index is the column number c, which lies in the range 0
dexing allows an individual byte
of the State to be referred to as Sr,c or S[r,c]. At the
beginning of the Encryption and Decryption the input,
which is the array of bytes symbolized by in0in1···in15 is
copied into the State array. The Encryption or

Fig

V.

3. SEU propagation during encryption in OFB mode
SYSTEM DESIGN

Initially the image is captured and then converted
into the text file by using the MATLAB where the
converted text file is used as the input. The obtained file
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is encrypted by using the Advanced Encryption. The
AES is a symmetric key algorithm, in which both the
sender and the receiver use a single key for encryption
and decryption. AES defines the data block length to
128 bits Standard, where the fault tolerance is checked.
The error value should be such that it should not disturb
the image.

A. Design rationale
The three criteria taken into account in the design of
AES are the following:
 Resistance against all known attacks.
 Speed and code compactness on a wide range of
platforms.

Fault tolerance is done to check the error values
.Lower the value of error higher will be the reliability
and the performance. Error level has to be low at the
initial stages itself or else it will affect the quality of
images received at the receiver side. AES is carried out
at the transmitter part itself. The proposed fault tolerant
model is based on single error correcting Hamming
code.



Design simplicity.

B. Implementation Aspects
VHDL is used as the hardware description language
because of the flexibility to exchange among
environments. The code is pure VHDL that could easily
be implemented on other devices, without changing the
design. The software used for this work is Synthesis
Tool Xilinx 12.2. This is used for writing, debugging
and optimizing efforts, and also for fitting, simulating
and checking the performance results using the
simulation tools available on Modelsim6.3c, Matlab.

The Hamming code detects and corrects a single bit
fault in a byte and it is a good choice for satellite
applications, as most frequently occurring faults in onboard electronics are bit flips induced by radiation.
However, the AES correction model can be extended to
correct multiple bit faults by using other error correcting
codes such as the modified Hamming code. Thus by
using AES algorithm it is possible to get an encrypted
image which reduces the error and also prevents the
intrusion and this is then send to the receiver side.

VI. FAULT TOLERANT MODEL
A novel fault-tolerant model for the AES algorithm,
which is immune to radiation-induced SEUs occurring
during encryption can be used in hardware
implementations on on-board small OE satellites [5].
The model is based on a self-repairing EDAC scheme,
which is built in the AES algorithmic flow and utilizes
the Hamming error correcting code [6]. The proposed
Hamming code based fault-tolerant model of AES can
be adapted to all the five modes of AES to correct SEUs
on board. Even though the calculation of the Hamming
code is carried out within the AES it does not alter any
of the transformations of the algorithm and does not
affect in any way the operation of AES. Also as the
Hamming parity data are not sent to ground, they are not
available to leak any information about the AES
algorithm. Therefore the fault tolerant AES model does
not require a new cryptanalysis.

The receiver decrypts the encrypted image and gets
the original image .At the receiver side image
decryption is carried out by using AES itself .The key
used for encryption and decryption must be the same. If
they are different image will be lost. In decryption
reverse of encryption is carried out. The input for
decryption is the cipher text which is the output of AES
encryption. This is then decrypted to get the output plain
text. The output plain text is then converted to the
original image by using MATLAB.

Fig 5 . Fault detection and correction flow chart.

Fig 4. Block diagram of AES
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h3,j = h3RD[a0,j ] hRD[a1,j ] hRD[a2,j ] h2RD[a3,j ]

A. Model Description
The proposed fault-tolerant model is based on the
single error correcting Hamming code (12,8), the
simplest of the available error correcting codes. The
Hamming code (12,8) detects and corrects a single bit
fault in a byte and it is a good choice for satellite
applications, as most frequently occurring faults in onboard electronics are bit flips induced by radiation[8].
However, the AES correction model can be extended to
correct multiple bit faults by using other error correcting
codes such as the modified Hamming code.

0 < j <4

Hamming code is predicted using the input data
state to the transformation by referring to the parity
check bit tables and also the parity check bits are
calculated from the output of the transformation. The
predicted and calculated check bits are compared with
detect and correct the fault as discussed below, Let the
predicted check bits of the transformation input be
represented by (x3,x2,x1,x0) and the calculated check
bits of the transformation output be represented by
(y3,y2,y1,y0). Once the faulty bit position is identified,
the fault correction is performed by simply flipping that
bit. The encryption is then continued without any
interruption to the encryption process. Here we assume
that the Hamming code tables will be protected from
SEUs by traditional memory protection techniques in
satellite applications like memory scrubbing and
refreshing [7].

1) Calculation of the Hamming Code: The parity
check bits of each byte of the S-Box LUTs are
precalculated. These Hamming code bits can be
formally expressed as below:
h(SRD[a]) →hRD[a]
h((SRD[a] f{2g}) →h2RD[a]
h((SRD[a] f{03g}) → h3RD[a] (1)

VII. CONCLUSION

where “a” is the state byte and “h” represents the
calculation of the Hamming code.

The Image encryption standard alone is not so
efficient to protect the integrity of the image. Because of
which we are facing lot of issues regarding the images
such as security of the data from various source of
image generation, the single event upset computation
overhead.. By using the Advanced Encryption Standard
algorithm the single Event Upset problem can be
entirely eliminated and the fault toleration can be
achieved. The reliability and the integrity of the data can
be ensured with high accuracy and image compatibility.
The reliability for the images ensure that in future the
AES can be implemented for the video processing and
security of the videos also. The proposed fault detection
and correction AES model targets the satellite
application domain, however it can also be used in other
applications aimed at hostile environments such as
nuclear reactors, interplanetary exploration, unmanned
aerial vehicles, etc.

As can be seen from (1), hRD is given by the parity
check bits of the S-Box LUT SRD, h2RD is given by
the parity check bits of (SRD − f02g), and h3RD is
given by the parity check bits of (SRD − f03g). The
procedure to derive the hRD parity bits is described
below by taking one state byte a, represented by bits
(b7,b6,b5,b4,b3,b2,b1,b0) as an example. The Hamming
code of the state byte a is a four-bit parity code,
represented by bits (p3,p2,p1,p0), which are derived as
follows:
p3 → is parity of bit group b7,b6,b4,b3,b1
p2 →is parity of bit group b7, b5, b4, b2, b1
p1 →is parity of bit group b6, b5, b4, b0
p0→is parity of bit group b3,b2, b1, b0

( 3)

(2)

2) Detection and Correction of Fault Using
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h1,j = hRD[a0,j ] h2RD[a1,j ] h3RD[a2,j ] hRD[a3,j ]
h2,j = hRD[a0,j ] hRD[a1,j ] h2RD[a2,j ] h3RD[a3,j ]

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

195

Satellite Image Encryption Using AES

REFERENCES

[9]

FIPS 197,“Advanced Encryption Standard
(AES)”,
November
26,
2001
http://csrc.nist.gov/publications/fips/fips197/fips197.pdf

[10]

Marcelo B. de Barcelos Design Case, “Optimized
performance and area implementation of
Advanced Encryption Standard in Altera Devices,
by
http://www.inf.ufrgs.br/~panato/artigos/designco
n02.pdf

[11]

Y. Bentoutou “World Academy of Science,
Engineering and Technology “:77 2011.

A. Menezes, P. van Oorschot, and S. Vanstone,
Handbook of Applied Cryptography, CRC Press,
New York, 1997, p. 81-83.

[12].

http://www.wordiq.com/definition/Satellite.

[5]

Kastensmidt, F. L., Carro, L., and Reis, R. FaultTolerance Techniques for SRAM-Based FPGAs.

[13]. http://www.spacestationinfo.com/satellitestypes.htm .

[6]

Luby, M. G., Mitzenmacher, M., Shokrollahi, M.
A., and Spielman, D. A. Efficient erasure
correcting
codes. IEEE Transactions on
Information Theory, 47, 2 (Feb. 2001), 569—583.

[14]. www.buzzle.com/articles/nasa/-satelliteimages.html.

[7]

Daemen, J., and Rijmen, R. The Design of
Rijndael: AES–The Advanced Encryption
Standard. New Yrok: Spriger-Verlag, 2002.New
York: Springer, 2006.

[1].

A. M. Finn .,and , Silver Lane” System effects of
single event upset” : Monterey, CA, October 3-5,
1989 .

[2].

B.Subramanyan. , Vivek.M.Chhabria .,and
T.G.Sankar babu, ” International Conference on
Emerging
Applications
of
Information
Technology”: 978-0-7695-4329-1/11 © 2011 .

[3]

R. E. Lyons., and W. Vanderkul k , ” The Use of
Triple-Modular
Redundancy
to
Improve
Computer
Reliability ” IBM journal
April 1962 .

[4]

[8]



Roohi Banu, Tanya Vladimirova, “FaultTolerant Encryption for space application” IEEE
Transactions on Aerospace and Electronic
Systems Vol..45,No.1,Jan 2009

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

196

FPGA Implementation of Digital Telemetry Filter

*Navitha.M.V, **M.Z.Kurian, ***G.Koteswara Rao
*M.Tech, Digital Electronics, Sri Siddhartha Institute of Technology, Tumkur, Karnataka, India.
**Department of Electronics & Communication, Sri Siddhartha Institute of Technology, Tumkur, Karnataka, India.
***Scientist-B, Aeronautical Development Agency Bangalore, Karnataka, India.
E-mail : navithamv@gmail.com, mzkurianvc@yahoo.com, gkrao@jetmail.ada.gov.in

Abstract - Flight test instrumentation is the recording and monitoring equipment in an experimental aircraft to monitor the behavior
of the military aircraft flight. Telemetry filter is an essential subsystem of ground instrumentation which is a part of flight test
instrumentation used for military aircraft flight testing. The base band signals received at the ground station is hybrid in nature
(PCM+FM+FM/FM), is multiplexed in frequency domain. Digital telemetry filter plays a critical role to separate data (PCM), hot
mike (FM) and vibration (FM/FM) from the received baseband signal during flight test in real time. This paper provides a brief
discourse on the effective application of VLSI design methodologies for efficient implementation of digital filter algorithms. The
filter is designed in VHDL, simulated using ModelSim, synthesized using Quartus-II and the implemented on Cyclone-II FPGA.
Keywords –FDA; Test bench; PLL; FPGA; Telemetry; VHDL.

I.

analog to digital converter (ADC). The signed 2’s
complement 14-bit digital output is obtained and used as
an input to the filter algorithm which is running on
FPGA. The 14 bit data processed by filter algorithm is
fed to the high speed DAC to reconstruct the filtered
analog signal. This output obtained is converted back to
the analog form by a digital to analog converter (DAC).
The clock for the ADC and DAC is obtained from the
PLL in the FPGA. Finally PCM, FM and FM/FM are
obtained separately as filter outputs.

INTRODUCTION

Flight test instrumentation plays a major role in
flight testing. Flight testing provides for quantitative
assessment through Flight Test Instrumentation. It
provides safety, health and performance monitoring in
real time. Flight test instrumentation includes on-board
instrumentation and ground station instrumentation. The
ground station instrumentation consists of antennae,
receivers, filters, demodulator, demultiplexer and further
processing units. Filtering is a linear operation. It is also
used to remove the unwanted signals.
Analog filters are to be replaced by digital filters.
They can be programmed and thus can be used either as
band pass or low pass or band reject or high pass filters
depending on the user requirements. By the use of
digital components the errors arising due to component
drift can be eliminated.
The advantage of the FPGA approach to the filter
implementation include high sampling rate, superior
performance than available with the traditional
approaches, more flexible and low cost than an ASIC
for moderate volume applications. Moreover recent
advancements in field programmable gate arrays
(FPGA) design technology has resulted in FPGA
becoming the preferred platform for evaluating and
implementing the digital filter algorithms.

Fig1.Block Diagram of Filter Implementation
Initially the 4th order Butterworth filter is modeled
and designed using FDA (Filter Design & Analysis) tool
in MATLAB. VHSIC Hardware Description Language
(VHDL) code for the design is obtained using Filter

The block diagram for the implementation of the
digital telemetry filter is shown below. The multiplexed
baseband signals (PCM+FM+FM/FM) are given to the
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Design HDL Coder in FDA tool. Fixed point arithmetic
is used to implement the IIR Butterworth filter
algorithm. Simulation of the designed filter algorithm is
carried using ModelSim SE simulator and then
synthesis& timing analysis of the filter is carried out by
using Quartus–II software. The hardware realized using
the Quartus-II software has programmed in to Altera
Cyclone-II FPGA for performance analysis during flight
test in real time.

transducer overload may be present, although the
frequency would not be evident at the filter output.
iii. Analog Filters
It consists of passive and active filters. Passive
filters are constructed using only passive elements, i.e.
capacitors, resistors and inductors. Active filters use
amplifiers in addition to passive elements. In general,
the same filter characteristics can be obtained by active
and by passive filters. The main disadvantages of active
filters are that their output is not exactly zero for a zero
input, that some noise is added to the signal and that a
power supply is required [4].

II. BACKGROUND
A. Telemetry

iv. Digital Filters

Telemetry is the process by which an object’s
characteristics are measured (such as velocity of an
aircraft), and the results transmitted to a distant station
where they are displayed, recorded, and analyzed. The
transmission media may be air and space for satellite
applications, or copper wire and fiber cable for static
ground environments like power generating plants. The
purpose of a telemetry system is to collect data at a
place that is remote or inconvenient and to relay the data
to a point where the data may be evaluated [11] [3].
B.

Digital techniques provide sophisticated tools to the
engineer for manipulating and improving airborne data.
The availability of extremely fast and powerful groundbased computers for ground-based data reduction and
even 'real-time' support of flight-test programs has
forced the flight-test engineer to become familiar with
the many advantages that computer techniques
provide [6].
D. IIR Filter

Ground Station Instrumentation

The IIR filter consists of a forward FIR filter, also
known as all-zero filter, comprising of the numerator, or
b, coefficients for the zeros, and a feedback FIR for the
denominator, or a, coefficients for the poles.

The ground station instrumentation consists of
antennae, receivers, filters, demodulator, demultiplexer
and further processing units. The multi channel filter
described in this paper separates out the PCM, hot mike,
vibration data from the incoming base band signal in
real time. The filtered PCM data is fed to a bit
synchronizer for further processing. The frequency
modulated hot mike output signal is fed to an audio
demodulator to get on-board audio. The FM/FM
vibration signal is fed to a vibration digital frequency
demultiplexer (DFD) to get the vibration data [3] [1].

2nd order IIR filter is sometimes referred to as a 'biquad'. The biquad filter is an implementation of an
infinite impulse response (IIR) filter with two poles and
two zeros. The output signal from the filter can be nonzero infinitely after the input signal is changed from
non-zero to zero. IIR filters have one or more nonzero
feedback coefficients [12] [9].
The biquad filter core can be used to implement low
pass filters, band pass filters, high pass filters, or band
reject filters. The filter coefficients are inputs to the
biquad filter module. The design of a particular set of
filter coefficients is generally done using analog filter
design techniques. The poles and zeros of the resulting
analog filters are then mapped over to the discrete time
domain using the bilinear transformation. The difference
equation of the biquad filter core is given below.

C. History of Filters
i.

Mechanical Filters

Mechanical filters, such anti-vibration (AV)
mounts, frequently have the problem of non-linear
frequency response and will therefore distort the signal
of interest. Reasonably linear vibration isolation mounts
are costly and have to be specially designed for each
transducer [4].
ii.

y[n] = b0*x[n] + b1*x[n-1] + b2*x[n-2] + a1*y[n-1] +

Electrical Filters

a2*y[n-2]

The use of electrical filters in the data output of a
transducer may prove successful provided that there is
confidence that no transducer overload effects are
possible which may drive the transducer outside its
linear range. If the vibration frequency is much higher
than the cut-off frequency of the filter, but still within
the bandwidth of the transducer, gross distortion due to

(1)

The above equation can be split into two equations.
The second order difference equation is defined below.
w(n) = x(n) - a1w(n-1) - a2w(n-2).

(2)

y(n) = b0w(n) + b1w(n-1) + b2w(n-2).

(3)
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where y(n) is the current filter output, the y(n-i)’s are
previous filter outputs, the x(n-i)’s are current or
previous filter inputs, the ai’s are the filter’s feed
forward coefficients corresponding to the zeros of the
filter, the bi’s are the filter’s feedback coefficients
corresponding to the poles of the filter, and N is the
filter’s order.

as a feedback counter (M), a pre-scale counter (N), and
post-scale counters(C).
The Quartus-II software provides the ALTPLL
Mega Wizard interface to specify the PLL circuitry in
the supported devices. The Mega Wizard Plug-In
Manager configures the ALTPLL MegaWizard interface
and builds ALTPLL mega functions efficiently. The
ALTERA_PLL mega function can generate as many as
18 clock output signals.

The biquad filter core can be put in series with
additional biquad filter cores to implement filters with
more than two poles and zeros. For higher order filters,
several biquad are cascaded. The cascade structure for
4th order IIR is shown in the following figure.

The clocks generated by using the ALTPLL
MegaWizard interface can be used as clocks to the ADC
and DAC. The input is 24MHz clock from the oscillator
of the FPGA. Using this clock for ADC and DAC are
generated.
III. SYSTEM DESIGN
Digital filtering is a numerical procedure or
algorithm that transforms a given sequence of numbers
into a second sequence that has some more desirable
properties. Digital filters are implemented using a digital
computer or special purpose digital hardware. The most
straightforward way to implement a digital filter is by
convolving the input signal with the digital filter’s
impulse response [7].

Fig 2: Direct form-II for 4th order filter
E. Pipelined filter Sections
Pipelining and parallel processing can be combined
for IIR filters to achieve a speedup in sample rate by a
factor L×M, where L denotes the levels of block
processing and M denotes stages of pipelining, or to
achieve power reduction at the same speed. Pipelining
leads to a reduction in the critical path by introducing
pipelining latches along the critical data path and either
increases the clock speed (or sampling speed) or reduces
the power consumption at same speed in a DSP system.
Parallel Processing increases the sampling rate by
replicating hardware so that several inputs can be
processed in parallel and several outputs can be
produced at the same time [16].

The receiver (Rx) receives the signal send from the
telemetry system. The ground station antenna receives
the signal. The signal consists of PCM (Pulse Code
Modulated) signal, the pilot voice signal and the
vibration signals of the wings of the airplane. This is
then fed to the signal processing component. It consist
of amplifiers, filters etc. The multi channel filter
separates out them into different signals and the fed to
the remaining signal processing components.
The analog signals are first converted into digital
form by using analog to digital converters. The ADC
used is AD9248. The filter coefficients are obtained
using the FDA (Frequency Design & Analysis) tool in
MATLAB. By using FDA the frequency response and
phase response of the filter can be obtained. The
coefficients obtained by the filtering techniques are
considered as constants and implemented in VHDL
language.

Pipelined architecture is implemented in the
proposed filter design to obtain above mentioned
advantages. Direct from-II second order sections are
made them work independently in this design. So each
second order section will be executed independently.
Pipeline registers are incorporated in the filter
algorithm. Latency of this pipelined architecture is
proportional to the number of second order sections. For
4th order filter latency is 2 clock cycles.

Simulation is then carried out using ModelSim. The
IIR filter equation for low pass, high pass, band pass and
band reject is implemented using VHDL. Then the
implemented code is tested using test benches. Synthesis
of the HDL code is carried out using Quartus-II
software. The Altera Quartus- II design software
provides a complete, multiplatform design environment
that easily adapts to our specific design needs.

F. PLL
A PLL is a frequency-control system that generates
an output clock by synchronizing itself to an input
clock. The main blocks of the PLL are the phase
frequency detector (PFD), charge pump, loop filter,
voltage controlled oscillator (VCO), and counters, such

The filter algorithm is then programmed in FPGA
using Cyclone-II. Final hardware simulation is carried
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out using this Terasic Cyclone II EP2C20 Development
& Education Board. The filter output obtained is in
digital form which is to be converted into analog form
by using DAC. The DAC used is AD9767. The clock
for the ADC and DAC are obtained from the PLL in
FPGA. Using the ALTPLL MegaWizard Plug-in
Interface the PLL clocks can be generated. 24MHz
clock from the oscillator of FPGA is used as the input
for this. The steps in the design of digital filtering are
described as follows.

B. Simulation
Using ModelSim simulation is carried out. The
code is written in VHDL language. The IIR filter
equation for low pass, high pass, band pass and band
reject is implemented using VHDL. Then the
implemented code is tested using test benches [8].
A fourth order filter is to be designed. For this
initially a biquad filter is designed. By cascading two
second order sections fourth order filter can be designed.
For this the biquad filter is modeled in behavioral style.
The coefficients obtained by the design of filter in
MATLAB are considered as constants and the code is
written. Then the fourth order filter is designed by
cascading two biquad sections. This is done using
structural modeling. Here the biquad section is used as a
component and fourth order section is designed.

Step 1: Designing filter and analyzing using MATLAB.
Step 2: Simulation of VHDL code using ModelSim.
Step 3: Synthesis of VHDL code using Quartus-II.
Step 4: Programming FPGA (ALTERA Cyclone-II).
A. Modeling & Design Using MATLAB

Separate Test benches are generated using VHDL
to simulate the impulse, step, ramp and chirp response.
Simulations are carried out using these test benches and
compared the results of the filter with the expected
results. The simulation results for step responses are
given in fig 4. In case of step response the output should
stabilize to the input values after few clock pulses.

For design of digital filter for different
configurations like low pass, high pass, band pass and
band reject filter MATLAB is to be used. Using FDA
tool which is user friendly or by writing the code the
filter can be designed. A fourth order filter is to be
designed. For design of digital filter technique used is
Butterworth filtering technique. Initially analog filter is
designed. Then they pre-warped to convert it to digital
filter. Finally using bilinear technique the analog filter is
mapped into digital domain.
FDA Tool enables to design digital FIR or IIR
filters by setting filter specifications, by importing filters
from your MATLAB workspace, or by adding, moving
or deleting poles and zeros. FDA Tool also provides
tools for analyzing filters, such as magnitude and phase
response and pole-zero plots. For designing the filter
using FDA tool the following specifications are
provided: Type of filter, Technique, Order specified,
Sampling frequency, Cut off frequency. The result
obtained for the hot mike signal using band pass filter is
shown below in fig 3.

Fig

4: Step Response output

IV. SYSTEM IMPLEMETATION
Synthesis of the fully simulated filter algorithm is
carried out by using Altera Quartus-II software to
realize the hardware which is compatible to implement
on proposed FPGA core. Finally the hardware realized
is programmed into the Altera Quartus-II FPGA for real
time performance analysis.

Fig 3: Output obtained for Hot mike signal using FDA
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The multiplexed baseband analog signal is sampled
at required rate in real time and converted into 14 bit
digital signed data by using Analog to Digital Converter
AD9248. Sampled digital data is given to FPGA filter
block to process, and then processed 14 bit data is fed to
the Digital to Analog Converter AD9767 to get analog
signal for further processing.

In Time Quest Timing Analyzer SDC are defined.
Synopsys Design Constraints (SDC) is a format used to
specify the design intent, including the timing and area
constraints for a design. SDC is based on the tool
command language (Tcl). The Synopsys Design
Compiler and PrimeTime tools use the SDC description
to synthesize and analyze a design. In addition, these
tools can generate SDC descriptions for and read SDC
descriptions from third party tools. The programmer
object file (.pof) is generated for the filter to configure
the FPGA [15]. The hardware realized by Quartus-II
software is given below.

The clocks generated by using the ALTPLL Mega
Wizard interface are used to clock the ADC and DAC
blocks located outside the FPGA core. The input
frequency to the PLL block is 24MHz which is fed from
the oscillator of the FPGA board to derive the required
clocks for ADC & DAC blocks. All derived clocks from
PLL are synchronized to the input clock.
A. Synthesis & Timing Analysis
The Altera Quartus- II design software provides a
complete, multiplatform design environment that easily
adapts to our specific design needs. The synthesis of the
filter algorithm is done using Quartus-II software. It
involves the following steps:


Design Entry – the desired circuit is specified either
by using a hardware description language VHDL.



Synthesis – the CAD Synthesis tool synthesizes the
circuit into a netlist that gives the logic elements
(LEs) needed to realize the circuit and the
connections between the LE’s.



Functional Simulation – the synthesized circuit is
tested to verify its functional correctness; the
simulation does not take into account any timing
issues



Fitting – the CAD Fitter tool determines the
placement of the LEs defined in the netlist into the
LEs in an actual FPGA chip; it also chooses routing
wires in the chip to make the required connections
between specific Les



Timing Analysis – propagation delays along the
various paths in the fitted circuit are analyzed to
provide an indication of the expected performance
of the circuit Timing Simulation – the fitted circuit
is tested to verify both its functional correctness and
timing



Programming and Configuration – the designed
circuit is implemented in a physical FPGA chip by
programming the configuration switches that
configure the LEs and establish the required wiring
connections.

Fig 5: Quartus-II output of filter algorithm
C. FPGA Implementation
The last stage in the implementation of digital
programmable telemetry filter is to load Programmer
Object File (.pof) into configuration device to configure
the Cyclone-II FPGA. Finally the frequency response of
the filter from MATLAB FDA Tool is compared with
the filter output spectrum during Real Time and thus
performance of the Digital Telemetry Filter
implemented on FPGA is analyzed during flight of the
Light Combat Aircraft (LCA).
V. CONCLUSIONS
The design of filters is not a trivial job, particularly
when the accuracy and reliability requirements are of a
high level typical of those found in a flight test
instrumentation system. In our paper we propose a
digital programmable telemetry filter which can replace

Place & Route of the realized hardware from
synthesis is carried out on the proposed FPGA core.
Timing analysis is performed by using Quartus-II TimeQuest Timing Analyzer.
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the existing analog filter and also making it
programmable. The filter is implemented on low power
FPGA, thus providing superior performance, low cost
and high flexibility. Thus there would not be a need of
separate filters for high pass, low pass, band pass and
band reject filter. Thus my project will serve as a
milestone in the field of aeronautics.

R.W. Borek, A. Pool “Basic Principles of Flight
Test
Instrumentation
Engineering”,
AGARDograph 160 Flight Test Instrumentation
Series - Volume I (Issue 2).

[3].

Frank Carden, Russell Jedlicka, Robert Henry ,
“Telemetry Systems Engineering”, Library of
Congress Cataloging-in-Publication Data.

[4].

A.Pool and D.Bosman, “Basic Principles Of
Flight Test
Instrumentation Engineering”,
AGARDograph 160.

[5].

“Telemetry Tutorial”, L-3 Communications
Telemetry West, ML1800 Rev. A

[6].

Elena Punskaya, “Basics of Digital Filters”.

[7].

Brian A. Jackson, “Digital Filter Design And
Synthesis Using High-Level Modeling Tools”.

[9].

“IIR_SOS IIR filter Second-Order-Section”,
2012 www.zipcores.com.

[11]. MOUMITA
GHOSH,”
DESIGN
AND
IMPLEMENTATION
OF
DIFFERENT
MULTIPLIERS USING VHDL”, National
Institute of Technology,Rourkela,2007.

D. Bruce Owens, Jay M. Brandon, Mark A.
Croom, C. Michael Fremaux, Eugene H. Heim,
and Dan D.Vicroy, “Overview of Dynamic Test
Techniques for Flight Dynamics Research at
NASA LaRC”, American Institute of Aeronautics
and Astronautics, NASA Langley Research
Center, Hampton, VA, 23681.

[2].

Chao Chen Bing Li, Chao Wang, " Chebyshev I
Bandpass IIR Filter with 6th Order”, Script of
Digital Systems,2003.

[10]. Voleni.A.Pedroni,”Circuit Design Using VHDL”.

REFERENCES
[1].

[8].

[12]. An Introduction to Digital Filters, Application
Note, Intersil, January 1999.
[13]. USING THE ANALOG DEVICES ACTIVE
FILTER DESIGN TOOL.
[14]. Infinite Impulse Response Filter Structures in
Xilinx FPGAs, WP330 (v1.2) Aug13ust 10,
2009.
[15]. Using the Synopsys Design Constraints Format,
Application Note Version 2003.06, June 2003.
[16]. Keshab K. Parhi “Pipelined
Recursive and Adaptive Filters”

and

Parallel



International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

202

FPGA Based Cryptography Processor for Universal Applications

Deepika Channagiri, M.Z.Kurian & M. Nagaraja
Department of Electronics and Communications,
Sri Siddhartha Institute of Technology, Tumkur, Karnataka.
E-mail : deepika.channagiri@gmail.com

Abstract - The explosive growth in the communication in various systems has led to millions of sensitive data transferred from one
party to another. The sensitive information is typically exchanged over insecure medium and consequently security of the data
transferred becomes very critical. In this project a secure crypto hardware is proposed to provide the data security through a security
scheme called hybrid encryption scheme. This scheme applies a 128-bit Advanced Encryption Standard (AES), a 160-bit Secure
Hash Algorithm (SHA) and on-chip key generation module. The cryptography processor is designed and developed using FPGA for
various applications like data security. Use of only one algorithm increases the probability of cracking the code which makes our
data less secure or easily accessible. To overcome this problem a single chip dual core algorithm is proposed which is difficult to
crack and access. The dual core comprises of two high standard encryption algorithms named AES and SHA on a single chip with
random switching between them which provides a much complex system to be cracked.
Key Words- Single Chip Dual Core Algorithm, On chip Key generation, Random Switch of algorithms, Advanced Encryption
Standard, Secure Hash Algorithm.

I.

INTRODUCTION

makes our data less secure or easily accessible. To
overcome the above mentioned problem we propose
single chip dual core algorithm which is difficult to
crack and access. The dual core comprises of two high
standard encryption algorithms named AES and SHA on
the single chip with automatic switching between them
which provides much complex system to be cracked.

The explosive growth in the communication in
various systems has led to millions of sensitive data
transferred from one party to another. The sensitive
information is typically exchanged over insecure
medium and consequently security of the data
transferred becomes very critical. Most of the
transferred data contains confidential data. If these data
fell into the wrong hands, they can manipulate and use
the information for insurance or company claims. In this
project a secure crypto hardware is proposed to provide
the data security through security scheme called hybrid
encryption scheme. The scheme applies 128-bit
Advanced Encryption Standard (AES), 160-bit Secure
Hash Algorithm (SHA) and on-chip key generation
module. The main objective of the project is to design
and development of cryptography processor using
FPGA for various applications like data security. The
secondary objective is to perform the verification and
validation of the developed system. The inspiration for
the project has come from the regular theft occurring in
various databases like hospital, police station, colleges
etc. To provide better security which is independent of
the system and high performance we are developing
cryptography processor. Use of only one algorithm
increases the probability of cracking the code which

Cryptography is the fundamental component for
securing the Internet traffic. However, cryptographic
algorithms impose tremendous processing power
demands that can be a bottleneck in high-speed
networks. The implementation of a cryptographic
algorithm must achieve high processing rate to fully
utilize the available network bandwidth. To follow the
variety and the rapid changes in algorithms and
standards, a cryptographic implementation must also
support different algorithms and be upgradeable in field.
Otherwise, interoperability among different systems is
prohibited and any upgrade results in excessive cost.
The ultimate solution for the problem would be an
adaptive processor that can provide software-like
flexibility with hardware-like performance.
FPGA technology is a growing area of research that
has the potential to provide the performance benefits of
ASICs and the flexibility of processors. Application
specific hardware circuits can be created on demand to
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meet the computing and interconnect requirements of an
application. The basic feature underlying FPGAs is the
programmable logic cell, which is realized by either
using anti-fuse technology or SRAM-controlled
transistors. FPGAs have a matrix of logic cells overlaid
with a network of wires. Advanced architectures also
include embedded memory blocks and multipliers. The
computation performed by the logic cells and the
connections between the wires can both be configured.
A logic cell usually consists of lookup-tables (LUTs),
carry logic, flip-flops, and programmable multiplexers.
The multiplexers are utilized to form data-paths inside
the logic cell and to connect the logic cells with the
interconnection
resources.
The
interconnection
resources consist of nearest-neighbors and non-local
wires that are controlled by programmable switches.

chip dual core algorithm is proposed which is difficult to
crack and access. The dual core comprises of two high
standard encryption algorithms named AES and SHA on
the single chip with random switching between them
which provides much complex system to be cracked.
The main block diagram of Cryptography Processor is
shown in fig 1.
Key Features:




Single Chip Dual Core Algorithm
Random Switch of algorithms
Key Management

III. CRYPTOGRAPHY ALORITHMS
A. Advanced Encryption Standard
AES, also known as Rijndael, is a block encryption
algorithm which encrypts blocks of 128 b using a unique
key for both encryption and decryption. A block
diagram representation of the algorithm is shown in Fig
3.2. Three versions of the algorithm are available
differing only in the key generation procedure and in the
number of rounds the data is processed for a complete
encryption (decryption). AES-128 uses a 128-b key and
needs 10 rounds. AES-192 and AES-256, respectively,
need 192-b and 256-b keys and 12 and 14 rounds for
processing a block of data. The 128-b input data is
considered as a 4*4 array of 8-b bytes (also called
“state” in the algorithm).

II. PROPOSED SYSTEM
The data to be transfer is demultiplexed using
demultiplexer. According to the Random Number
Generator (RNG), there will be a random switch of two
algorithms. Depending on the algorithm selected
particular key is selected for the encryption. After the
encryption, encrypted data is multiplexed using
multiplexer, and then it is displayed using display
device.

Fig. 1. Block diagram of FPGA based Cryptography
Processor
Use of only one algorithm increases the probability
of cracking the code which makes our data less secure
or easily accessible. To overcome this problem single

Fig .2. Block diagram of AES
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The state undergoes four different operations in
each round, except for the final round which has only
three operations. These operations are “ByteSub,”
“ShiftRow,” “MixColumn,” and “AddRoundKey”
operations. “MixColumn” is omitted in the final round.
Each round of the algorithm needs a 128-b key, which is
generated from the input key to the algorithm. The keyscheduler block consists of two sections: the key
expansion unit, which expands the input key bits to the
maximum number of bits required by the algorithm, and
the key selection unit, which selects the required number
of bits from the expanded key, for every round. As
mentioned before, aside from the key values, all of the
steps in all of the rounds are the same except for the last
round that MixColumn is not present.

to the 1995 US Federal Information Processing Standard
(FIPS) 180-1. It accepts a large, variable-length message
and produces a fixed-length message authorization code.
The core is composed of two main modules, the
SHA1 Engine Module and the Input Interface Module as
shown in the block diagram. The SHA1 Engine Module
applies the SHA1 loops on a single 512-bit message
block, while the Input Interface Module performs the
message padding. The processing of one 512-bit block is
performed in 82 clock cycles, and the bit-rate achieved
is 6.24Mbps/MHz on the input of the SHA1core.
The SHA1 core is equipped with fully-stallable
input and output interfaces. These enable the user’s
application to stop the input stream according to a data
arrival rate, or to stop the output stream when the core is
not able to receive data.

Each byte in the state matrix is an element of a
Galois Field GF(28) and all of the operations can be
expressed in terms of the field operations. In simple
terms, GF(2n) is a set of (2n) elements each represented
by an -bit string of 0’s and 1’s and two basic operations:
addition and multiplication. These two operations are
defined such that the closure, associativity, and other
field properties are satisfied. From the implementation
point of view, ByteSub operation can be implemented
by LUT. The ShiftRow can be implemented using a
circular shifter. The MixColumn is the most
complicated operation in this algorithm and needs
GF(28) field multiply and add operations. Due to the
specific choices of the parameters of the algorithm, this
operation can be expressed as a matrix multiplication,
which can be implemented using shift and XOR
operations. AddRoundKey is just a logical XOR
operation.

The core has been evaluated in a variety of
technologies, and is available optimized for ASICs or
FPGAs. Representative results show that the core fits in
a variety of Xilinx devices, requiring, for example,
about 400 slices for Virtex-5. The complete deliverables
feature comprehensive documentation, and a bitaccurate software model (BAM).
The input message data is passed in 32-bit words to
the core, masked with the input_valid signal. As long as
the input_ready signal is active, the external application
should keep feeding input data to the core. When the
core has received a complete message 512-bit packet, it
pauses the input stream, and continues the message
processing internally. When the message is processed
and the core is ready for the next message, the core
permits input data to be fed again. On the final message
block, when the last 32-bit word is written, the
last_word input must be activated, to indicate that a hash
value has to be generated to the core’s output. Along
with the last_word, the last_bytes input must indicate
how many bytes are valid in the last word, so that the
padding unit knows how many bytes to pad.

B. Secure Hash Algorithm

IV. SYSTEM IMPLEMENTATION
A. Algorithm Specification
For the AES algorithm, the length of the input
block, the output block and the State is 128 bits. This is
represented by Nb = 4, which reflects the number of 32bit words (number of columns) in the State. 14 For the
AES algorithm, the length of the Cipher Key, K, is 128,
192, or 256 bits. The key length is represented by Nk =
4, 6, or 8, which reflects the number of 32-bit words
(number of columns) in the Cipher Key. For the AES
algorithm, the number of rounds to be performed during
the execution of the algorithm is dependent on the key
size. The number of rounds is represented by Nr, where

Fig. 3. Block diagram of SHA-1

The SHA1 core is a high-performance
implementation of the SHA-1 Secure Hash message
digest Algorithm. This one-way hash function conforms
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Nr = 10 when Nk = 4, Nr = 12 when Nk = 6, and Nr =
14 when Nk = 8. For implementation issues relating to
the key length, block size and number of rounds.
B. AES Modes of Operation
The AES encryption algorithm accepts one data
block nd the key and produces the encrypted data block.
The nput and output data blocks are of identical size.
The decryption algorithm accepts one encrypted data
block and the key to produce the encrypted data block
have been defined to apply the AES block cipher to
encryption of more than one 128 bit block of data The
most commonly used modes with AES are: electronic
code book (ECB) mode, cipher block chaining (CBC)
mode, output feedback (OFB) mode, cipher feedback
(CFB) mode, and counter (CTR) mode.At the start of
the Cipher, the input is copied to the State array using
the conventions. After an initial Round Key addition,
the State array is transformed by implementing a round
function 10, 12, or 14 times (depending on the key
length), with the final round differing slightly from the
first Nr 1 rounds. The final State is then copied to the
output. All Nr rounds are identical with the exception of
the final round, which does not include the MixColumns
transformation.

Fig. 4. Encryption Process
E. Parallelism and Hardware suitability
All four component transformations of the round
act in a parallel way on bytes, rows or columns of the
State. The key expansion is clearly of a more sequential
nature: the value of W[i-1] is needed for the
computation of W[i]. However, in most applications
where speed is critical, the Key Expansion has to be
done only once for a large number of cipher executions.
In applications where the Cipher Key changes often (in
extremis once per application of the Block Cipher), the
key expansion and the cipher Rounds can be done in
parallel. The following figure 5 represents complete
hardware implementation of the both encryption and
decryption with key generation modules.

C. Encryption and Decryption Process
The block diagram is generic for AES
specifications. It consists of a number of different
transformations applied consecutively over the data
block bits, in a fixed number of iterations, called rounds.
The number of rounds depends on the length of the key
used for the encryption process [7]. And it is exactly
direct inverse of the Encryption process in Decryption.
All the transformations applied in Encryption process
are inversely applied to this process. Hence the last
round values of both the data and key are first round
inputs for the Decryption process and follows in
decreasing order [9].
D. Implementation Aspects
VHDL is used as the hardware description
language because of the flexibility to exchange among
environments. The code is pure VHDL that could easily
be implemented on other devices, without changing the
design. The software used for this work is Synthesis
Tool Xilinx 12.2. This is used for writing, debugging
and optimizing efforts, and also for fitting, simulating
and checking the performance results using the
simulation tools available on Modelsim6.3c.

Fig. 5: Block diagram of AES hardware Implementation
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Key Schedule Generation block can generate the
required keys for the process with secret key and Clk2
as inputs; these generated keys are stored in internal
ROM and read by Encryption/Decryption block for each
round to obtain a distinct 128-bit key with Round
counter, where Encryption/Decryption module takes
128-bit plaintext or ciphertext as input with respective to
the Clk1 (If En=1or 0 process is encryption or
decryption respectively). In order to distinguish the
number of rounds, a 2-bit Key Length input is given to
this module where 00, 01, 10 represents 10(128-bit key),
12(192- bit key), 14(256-bit key) rounds respectively,
generates the final output of 128-bit cipher or plaintext.
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V. CONCLUSION
The developed system will be highly effective to
protect any kind of data. Use of only one algorithm
increases the probability of cracking the code which
makes our data less secure or easily accessible. To
overcome this problem a single chip dual core algorithm
is proposed which is difficult to crack and access. The
dual core comprises of two high standard encryption
algorithms named AES and SHA on a single chip with
random switching between them which provides a much
complex system to be cracked. Because of many
advantages of AES algorithm such as high security,
performance, efficiency and flexibility, it can indeed be
implemented with reasonable efficiency on an FPGA.
SHA algorithm is also a very efficient algorithm.
Developing these two standard efficient algorithms on a
single chip with automatic switching between them
provides a system which is very difficult crack and
access.
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Abstract - A cigarette filter has the purpose of reducing the amount of smoke, tar, and fine particles inhaled during the combustion of
a cigarette. Filters also reduce the harshness of the smoke (Nicotine) and keep tobacco flakes out of the smoker's mouth. It’s very
important to maintain the quality of the cigarette filter so as to reduce the hazardous effect posing on human body. This paper aims
at implementation of a automated system used to check the quality of the cigarette filter using fuzzy logic algorithms. The results
obtained by the proposed system indicate that the system has fulfilled its objective of checking the quality of cigarette filter. The
proposed system plays a vital role in the social being of human since its impractical to make smokers quit smoking. At least this
system reduces the ill effects of smoking.
Keywords-Dielectric; Capacitance Measurement; NIElvis; LabVIEW; Fuzzy logic;

I.

reveals some of the more than 12000 white fibers.
Microscopically, these fibers are Y shaped and contain
the delustrant titanium dioxide. The fibers are made of
cellulose acetate, a synthetic plastic-like substance used
commonly for photographic films. A plasticizer,
triacetin (glycerol triacetate), is applied to bond the
fibers [1],[5].

INTRODUCTION

Nicotine is a powerful insecticide and among the
deadliest of all plant products in its pure form.
According to the US Department of Health and Human
Services, it raises blood pressure, affects the central
nervous system, and constricts blood vessels in humans.
Nicotine is a colorless liquid that is highly soluble in
water, and is readily absorbed through the skin in its
pure form. Such Nicotine is found in Cigarette [1]-[4].
Cigarette filters are specifically designed to absorb
vapors and to accumulate particulate smoke
components. Filters also prevent tobacco from entering
a smoker's mouth and provide a mouthpiece that will not
collapse as the cigarette is smoked. Filters generally
have the following components: 95% of cigarette filters
are made of cellulose acetate and the balance are made
from papers and rayon. The cellulose acetate tow fibers
are thinner than sewing thread, white, and packed tightly
together to create a filter; they can look like cotton.
Other materials have been tried and rejected in favor of
the taste that acetate produces. Filters vary in filtration
efficiency, depending on whether the cigarette is to be
"light" or regular. The white face of the cigarette filter
with the naked eye and compression of the filter column
with the fingers would suggest that the filter is made of
a sponge-like material. However, opening the cigarette
filter, by cutting it lengthwise with a razor, reveals that
it consists of a fibrous mass. Spreading apart the matrix

Now, it’s very clear that the percentage of cellulose
acetate present in the cigarette filter decides the amount
of resistance offered by the filter for the hazardous
components like nicotine and other chemicals to enter
the mouth of smoker. Measurement of cellulose acetate
percentage would indicate the quality of the cigarette
filter. To measure the percentage of cellulose acetate in
the filter we make use of one of the basic properties of
cellulose acetate i.e. its acts as dielectric [1],[5]. This
paper aims at design of an Instrumentation system
which can measure the dielectric strength indirectly to
indicate the quality of cigarette filter using fuzzy logic
algorithms.
The paper is organised as follows: After
introduction in section –I, a brief description on sensor
is given in section II. The output of the sensor is
capacitance; A brief discussion on data conversion i.e.
capacitance to frequency and frequency to voltage, is
done in section III, Section IV deals with the problem
statement. Section V deals with problem solution and
finally, results and conclusion is given in section VI

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

208

LabVIEW Implementation of Cigarette Filter Quality Check Using Fuzzy Logic e

II. SENSOR

Maximum value of x as shown in Fig.3 = 3.5mm

To measure cellulose acetate content in the cigarette
filter a structure is designed making use of capacitance
principle. Fig. 1 shows the design used for the same
purpose. We know that the capacitance is given using
(1). That is clear that by measuring the capacitance we
can relate it to the cellulose acetate [6]-[8].

D = do + 4 * 0 ∫3.5mm X
(2)

𝐶=

= 2mm + 4 *( X2/2)0│3.5mm
D = 2.0245mm
III. DATA CONVERSION UNIT

𝜖𝑜 𝜖𝑟 𝐴
𝐷

The block diagram representation of the proposed
instrument is given below.

(1)

Where: 𝜖𝑜 = Permittivity of free space
𝜖𝑟 = Permittivity of dielectric

Cigarette
filter

A = Area of the plate

D = Distance between plates

Capaci
sensor

DCN

NIElvis

PC

Figure 4. Block diagram of the measuring technique
A:

TIMER CIRCUIT

In Astable mode, the 555 timer as shown in Fig.5 puts
out a continuous stream of rectangular pulses having a
specified frequency. Resistor R1 is connected between
VCC and the discharge pin (pin 7) Resistor R2 is
connected between the discharge pin (pin 7) and the
trigger (pin 2). Threshold pin (pin6) is connected with
trigger pin. Hence the capacitor is charged through R1
and R2, and discharged only through R2, since pin 7 has
low impedance to ground during output low intervals of
the cycle [9].

Figure 1. Graphical representation of Capacitance sensor

The frequency (f) of the pulse stream depends
on the values of R1, R2 and Co, as shown in (3).
f=
(3)

1

ln(2)∗(𝑅1 +2𝑅2 )∗𝐶𝑜

Hz

Thus the capacitance from the sensor corresponding
to the content of cigarette filter is converted to
frequency.

Figure 2. Picture of Capacitance sensor without and with
cigarette
Derivation for capacitance:

Figure 3. Top view of capacitance sensor
D is found out using integration, since its value is not
same at all points as in Fig.3

Figure 5. 555 as a Astable Multivibrator

do = 2mm,

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

209

LabVIEW Implementation of Cigarette Filter Quality Check Using Fuzzy Logic e

B:

In the proposed technique, the outputs of the data
conversion unit are connected to the analog input signal
port ACH0+ and ACH0-. Further, with help of NI Elvis
and LabVIEW software, the signal from the capacitance
sensor corresponding to the percentage of cellulose
acetate relating to quality of cigarette filter. Further the
data is processed using LabVIEW using fuzzy logic
algorithm to display the actual percentage and quality in
terms of fuzzy values.

FREQUENCY TO VOLTAGE (F/V) CONVERTER

TC 9400 frequency to voltage converter circuit is
shown in Fig. 6. When used as a F/V converter, the
TC9400 generates an output voltage linearly
proportional to the input frequency waveform. Each
zero crossing at the threshold detector's input causes a
precise amount of charge (q = CREF * VREF) to be
dispensed into the operational amplifier’s summing
junction. This charge in turn flows through the feedback
resistor, generating voltage pulses at the output of the
operational amplifier. A capacitor (CINT) across RINT
averages these pulses into a DC voltage which is
linearly proportional to the input frequency [10].

IV. PROBLEM STATEMENT
Once the signal corresponding to percentage of
cellulose acetate is acquired to the NIElvis, now the
LabVIEW should be programmed to fulfill the
following objectives:
a)

Display the actual percentage of cellulose
acetate

b)

Indicate the quality of cigarette filter

V. PROBLEM SOLUTION
To fulfill the objectives discussed in the previous
section a program is designed using LabVIEW.
LabVIEW
is
a
comprehensive
development
environment that provides engineers and scientists
unprecedented hardware integration and wide-ranging
compatibility. LabVIEW consists of two block namely
front panel and block diagram. Front panel is what is
visible to user and this vi consists of control and
indicators (i.e. input and outputs for the program). The
block diagram vi consists of the program used to
achieve the desired objectives. LabVIEW is a
graphically language, the program is established with
the interconnection of available procedures called as
palette [13], [14].

Figure 6. TC9400 Frequency to voltage converter
The output voltage in volts is related to the input
frequency (f) by the (4):
VOUT = (VREF * CREF * RINT) f
(4)

Volts

C. NIElvis
The National Instruments Educational Laboratory
Virtual Instrumentation Suite (NI Elvis), as shown in
Fig. 7, is a hands-on design and prototyping platform
that integrates the most commonly used instruments. It
includes oscilloscope, digital multi meter, function
generator, bode analyzer, and more into a compact form
suitable for the laboratory experiments. It connects to
PC through USB connection, providing quick and easy
acquisition and display of measurements. Based on NI
LabVIEW graphical system design software, NI Elvis
offers the flexibility of virtual instrumentation and the
ability of customizing any application [11],[12].

Fig 8 shows the picture of the front panel designed
for the project. Fig 9 shows the block diagram.

Figure. 8 Front panel vi

Figure 7. NI Elvis
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buttons. Start button is used to initiate the actions and
stop is used to halt the process. Two numerical
indicators like the voltage display and percentage
display. These two indicators display the voltage output
of capacitance sensor and percentage of cellulose acetate
content which is the indicator of quality of cigarette
filter. Three logical indicators to indicate the quality of
cigarette filter in terms of fuzzy variable like good,
average and bad. Were good indicates less harmful,
average indicates harmful and bad indicates most
harmful.
Block diagram vi consists of the program written in
LabVIEW to achieve the objectives of the proposed
system. The block diagram vi consists of three stages
first on acquiring the signals from NIElvis using the
DAQAssit palette and followed by the conditioning state
where the data is stored in a matrix and conversion and
display of voltage and percentages is done. Thirdly we
have a fuzzy block to perform the fuzzy operation for
the proposed system. Fig.10, Fig.11 shows the input,
output membership function used to achieve the
objectives discussed. Fig.12 shows the surface graph
[15]- [18].

Figure. 9 Block diagram vi

VI. RESULT AND CONCLUSION
Figure. 10 Input membership function

Samples of around 30 taken and were subjected to
test, following results were got. The good cigarette filter
showed the voltage values less than the standard,
whereas the bad once showed more voltage then the
standard. The table below shows the readings.
Average
Type of Cigarette
1
2
3
4
5
6

Figure. 11 Output membership function

Indian King
Gold Flake
Flake
Premium
Berkeley
Charms
Gold Coast

Good

Bad

Volt
3.40
3.41
3.43

%
55
58
59

Volt
3.38
3.39
3.42

%
69
70
71

Volt
3.48
4.11
3.49

%
35
18
27

3.42
3.43
3.43

63
68
58

3.40
3.42
3.39

72
70
75

3.49
3.57
4.01

32
31
16

Here we have tried to check the quality of six
brands of cigarette this can be further increased just by
simple modification in the LABVIEW.
Smoking itself is injurious to health, but it’s
practically impossible to make everyone quit smoking.
So an attempt has been made in this system to at least
regulate the amount of harmful gas entering the human
body.
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Abstract - In nanometer scale static-RAM (SRAM) arrays, systematic inter-die and random within-die variations in process
parameters can cause significant parametric failures, severely degrading parametric yield. In this paper, the interactions between the
inter-die and intra-die variations on SRAM read and write failures. To improve the robustness of the SRAM cell, we propose a
closed-loop compensation scheme using on-chip monitors that directly sense the global read stability and writability of the cell.
Simulations based on 45-nm partially depleted silicon-on-insulator technology demonstrate the viability and the effectiveness of the
scheme in SRAM yield enhancement.
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I.

array leakage or inverter chain delay cannot distinguish
between global variation in pMOS and nMOS
devices [5].

INTRODUCTION

Random variations in the device characteristics can
result in read and write failures in static-RAM (SRAM)
cells, causing substantial yield degradation [9], [10].
Both systematic global variations (that affects all the
nMOS and pMOS devices in an SRAM die identically,
e.g., channel length variation) and random local
variations (which results in mismatches between the
devices in a particular cell, e.g., random dopant
fluctuations, line edge roughness) contribute to yield
degradation [7], [8]. The conflicting requirements for
read stability and writability in SRAM cell limit the
opportunity of cell transistor sizing and/or static
assignment of cell terminal voltages in improving cell
robustness. Hence, the majority of prior efforts [1], [2]
in improving the cell robustness against local random
variation focused on dynamic control of cell terminal
voltages depending on read and write operations. While
random within-die variation has been receiving attention
as the major source of failures in the SRAM memory
array, the combined effect of the random within-die
variations and the systematic inter-die variations on the
cell stability and margin has not been extensively
studied. The effect of global threshold voltage variations
on the cell failure characteristics has been first studied
and exploited in [3] and [5]. In [3] authors proposed a
scheme to sense the global inter-die corner of a chip by
monitoring leakage of an entire SRAM array or delay of
a long inverter chain. Depending on the global inter-die
corner, reverse or forward body bias is applied to reduce
the total number of faulty cells in a die. However, this
approach suffers from the limitation that, monitoring

In this paper, we proposed a scheme for post-silicon
adaptive repair of SRAM array considering the strong
relationship that exists between systematic inter-die
variations and random within-die variations. The
novelty of the proposed scheme is to directly sense the
global read stability and writability of an SRAM die and
apply proper cell correction/compensation mechanism
using cell and peripheral supply voltages to mitigate the
dominant type of failure. Since the direct sensing of the
global read stability and writability helps to successfully
distinguish global corners of nMOS and pMOS devices,
the proposed scheme becomes more effective in
reducing the parametric failures.
II. BACKGROUND: JOINT IMPACT OF INTERDIE AND INTRA-DIE SHIFT ON SRAM
STABILITY
The systematic (or global) variation equally
modifies the characteristics of all the nMOS and pMOS
devices in an SRAM die. However, the global variation
in nMOS and pMOS devices can be different from each
other. On the other hand, local random variation results
in mismatch between neighboring devices in a die. This
is illustrated in Fig. 1 for threshold voltage variation in a
process. First, the of all nMOS (and pMOS) devices in a
die is shifted from its designed value by a certain
amount due to global systematic variation. Next, if a
single die is considered, the of different devices in an
SRAM cell in that die can vary from its global value due
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to local random variation. The local random variation
results in mismatch between different devices in the cell
and is the primary cause of parametric (read and write)
failures in SRAM [3]. The global variation modifies the
of all the nMOS devices in the cell by same amount and
all the pMOS devices by same amount. However, the
global shift in nMOS and pMOS devices can be
different. To illustrate the interaction of the global interdie and local random variations on SRAM stability, we
consider SRAM write failure. The write failure occurs if
the node storing ‘‘1’’ in an SRAM cell cannot be
discharged to ‘‘0’’ during the wordline ‘‘ON’’ time. The
write failure becomes more probable if the discharge
current through the access transistor in an SRAM cell
(Fig. 1) reduces.

Thus, the total number of faulty cells in an SRAM
array is not only a function of the local within-die
variation, but, also a strong function of the global interdie variations.

Fig. 3. Global variation amplifies the effect of local
variation.
In our simulation, we have defined the read and the
write stabilities as a logarithmic function of the
corresponding cell failure probabilities obtained from
statistical simulation based on importance sampling [4].
Throughout this paper, the read and write stability
(writability) as defined in (3a) and (3b) will be our
primary metric for SRAM stability analysis.

Fig. 1. Global systematic and local random variation in device
threshold voltage degrades yield of SRAM design.

Consider two SRAM dies from two different global
corners and assume that the local variations in both dies
are the same. Further, consider die “A” from a low and
die “B” from a high nMOS global corner. Write failure
in an SRAM cell is a strong function of the strength of
access transistors (AL, AR in Fig. 1). Assume that the
time required discharging the node “L” from logic ‘‘1’’
to logic ‘‘0’’ for two different dies “A” and “B” be and ,
respectively. The global variation shifts the nominal
value of the write time and due to higher of nMOS, .
The local variation results in a variation in the write
time for different cells in the array. Hence, for the same
amount of local variation, SRAM array which has a
higher nominal write time is expected to have a larger
number of cells with faulty write operation as illustrated
in Fig. 2.

READ_STABILITY=|Log10[Pread_failure]|(3a)
WRITE_STABILITY=|Log10[Pwrite_failure]|(3b)
The plot in Fig. 3 directly shows that, the stability
of a cell due to local random variation depends on the
global process corner. Cell read stability worsens at lownMOS and high pMOS corners, whereas writability
degrades at low- pMOS and high- nMOS corners. Fig. 3
also illustrates the facts that read and write failures in an
SRAM cell are disjoint for most of the global process
corners. Our essential goal in designing the selfrepairing SRAM array is to properly exploit this failure
amplifying property of the systematic inter-die
variations by sensing the global read and write corner
the cell is in.
III. OVERALL SYSTEM CHARACTERISTICS OF
THE SELF-REPAIRING SRAM ARRAY
Fig. 4 illustrates the overall system architecture of
the proposed SRAM array with adaptive repair
mechanism. It includes the conventional SRAM array
with on-chip circuits for failure characterization, a
global read stability and writability detector, a very
simple digital logic circuit for making decision

Fig. 2. Case study: Inter-die Vt variation pushes the cell
towards the failure point but within-die variation causes
the actual failure.
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detection ensures the fact that an array corrected for read
stability does not fail in terms of writability and vice
versa. If the second level of stability detection shows
that both the read stability and writability are above the
correction boundaries, the array is placed in the
“CORRECT ARRAY” bin, otherwise it is placed in the
bin tagged as “Array Suffering from Stability.” A
regular functional test of the memory array is performed
for all the dies in “CORRECT” and “Suffering from
Stability” bins before shipping. Interestingly, it is
possible to apply the proposed scheme by applying full
functional test to memory array multiple times. First to
detect whether the number of read or write failures,
next, to ensure that the adaptive repair scheme did not
introduce any new failures and taking appropriate
decisions, and finally, before shipping the products. It
should be noted that the proposed read stability and
writability detection scheme does not replace the regular
functional tests; it only helps in correction of parametric
read/write failures.

Fig. 4. System diagram of the self-repairing SRAM
array with on chip monitor and compensation circuitry.
on whether read or write correction is required, and a
circuit for generating the adaptation signals for the
required cell corrections. The read stability and
writability detectors detect the global read and write
stabilities. They detect whether a read or a write
correction is required, and accordingly generate proper
digital signals (‘‘0’’ or ‘‘1’’) to actuate the “Decision
making and Adaptation signal generation” block that
applies a proper voltage ( or ) to the wordline and cell
supply terminal .

IV. DESIGN PRINCIPLES AND ANALYSIS OF
INDIVIDUAL SYSTEM COMPONENTS
In this section, we focus on the design issues
associated with three major components of the selfrepairing SRAM array and evaluate their effectiveness
to the overall system yield improvement. As depicted in
Fig. 4, the read stability detector, writability detector
and the correction scheme using proper wordline and
cell supply voltages constitute the heart of the system
and accordingly, the overall system performance highly
depends upon the efficient design of these individual
building blocks.

The proposed adaptive repair algorithm is
illustrated in Fig. 5. First, the adaptive repair circuit
detects whether an SRAM array requires a read or a
write correction. If it does not require any correction
(i.e., both the read stability and writability are above
some “threshold level” or “correction boundary”), it is
placed in the bin marked as “CORRECT ARRAY.” If it
does require a read OR write correction, the terminal
voltages are properly modified to apply that correction.
In the unlikely case the system indicates the requirement
for both types of corrections; the decision logic can be
configured to give priority to any of the events. After the
proper type of correction has been done, the read and
write stabilities of the array with modified cell terminal
voltages are redetected to avoid any over corrections
that might degrade the process yield. This second level
of stability.

Fig. 6. SRAM global read stability sensor
A. Design of the Read Stability Detector
The major challenges in designing the read stability
detector is the identification of a metric that accurately
capture the global read corner of the memory array. To
capture the cell read stability, we propose a monitor to
sense the difference between trip voltage of the half-cell
composed of PL, AL, NL, and read disturb voltage of

Fig. 5. Adaptive compensation algorithm.

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

215

Design of Self-Repairing SRAM array Using On-Chip Read and Write Stability Sensors

the half-cell composed of PR, NR, and AR (Fig. 6). To
measure the trip voltage, the input and output of the
inverter PL-NL are connected, the AL device has gate at
and drain at , the feedback path connecting nodes “L”
and “R” is eliminated, and the voltage at node “L” is
measured. To measure the read disturb voltage, gates of
PR and NR are connected to , gate of AR is at , drain of
AR is at , the feedback connection for nodes “R” and
“L” is removed, and the voltage at node “R” is
measured. Next, and are connected to the drain and gate
of pMOS (P0) of a differential pMOS pair, respectively.
The other pMOS (P1) of the pair has gate at GND and
drain at . The current through the two pMOSs are
compared using a current comparator. The differential
pair needs to be properly matched.

B. Design of Writability Detector
For writability sensor, the SRAM cell designed with
large devices (or by connecting cells in parallel), is used
to capture the feedback effect which plays an important
role in write operation (Fig. 8). First, when the wordline
signal is low, node “L” is precharged to “1” and node
“R” is predischarged to “0.” The bitline R is held at
whereas a is applied at the bitline “L.” When the WL
signal goes high for write operation, node “L”
discharges to “0” whereas node “R” is charged to “1.”
Voltages at both nodes are sampled at the negative edge
of the wordline signal and compared. If node “L”
voltage is less than node “R” voltage at that time, the
comparator indicates that the write operation is correct.
If a correct write operation can be performed at a higher
value of , it indicates that the writability (write margin)
of the cell is high. Hence, for global corners with good
writability (i.e., less prone to write failures), the cell will
be able to perform a correct write operation even with a
high value of . This is illustrated in Fig. 9 which shows
that, the higher value of corresponds to higher
writability as defined in (3b)). From Fig. 9,
One can select the reference value of which
corresponds to a minimum tolerable writability. During
measurement, value is applied to all the SRAM dies. For
SRAM arrays where proper write operation cannot be
achieved with this reference value of , the sensor should
indicate that a write correction is required. Note that,
since the sensor operates using transient WL signal, it
also captures the frequency dependence of write
failures. As in case of “global read stability detector,” in
this case the devices in the sensor cell either need to be
large or need to be designed by connecting a large
number of actual cells in parallel to minimize the impact
of local random variability.

Fig. 7. Performance of the read stability sensing metric.
As illustrated in Fig. 7, SRAM cells with higher has
larger read stability as defined in (3a)]. If the falls below
a certain level (‘‘ ’’ in Fig. 6) which corresponds to a
minimum tolerable value of normalized read stability,
then current through the reference pMOS (P1) becomes
larger than that through the sensing pMOS (P0), and the
output of the current comparator indicates that read
correction is required. The SRAM cell used for sensing
read/trip voltages needs to be designed with large
devices to minimize the effect of local variations on
those voltages. This can also be achieved by properly
configuring and connecting a large number of actual
SRAM cells in parallel. Later we will discuss the impact
of cell layout on global variation.

In our proposed on-chip detection scheme, we sense
the SRAM cell writability as described as follows.
1) First, we determine the voltage required to flip the
cell under nominal conditions.
2) Apply the voltage as predicted above to the port “ ”
in Fig. 8.
3) If the cell flips, we conclude that no write
correction is required (i.e., the cell is already in a
good write corner), but if it does not, write
correction is applied.

Fig. 8. SRAM global writability sensor.

Fig. 9. Performance of the writability sensing metric.
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arrays with the exclusive facility for fast detection of the
global read and write corners and subsequent
compensation with minimal design overhead can be
effective in achieving high-parametric yield in
nanometer technologies.

V. STATISTICAL YIELD ANALYSIS
The effectiveness of the proposed self-repairing
SRAM array design is verified using statistical
simulations based on 45-nm PD/SOI SRAM cell. The
adaptation technique using the variable terminal
voltages is used for the simulation. The simulation
framework for yield analysis has been constructed in
accordance with the adaptive compensation algorithm
illustrated in Fig. 5.
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Fig. 10. Absolute improvement in process yield (%) for
different column redundancies
(CR) at 100mv
Fig. 10 shows the comparison of yield between the
array with the proposed self-repair scheme and the
conventional array. It can be seen that the overall yield
increases with the proposed scheme regardless of the
array column redundancy. It is worthwhile to note that
the amount of yield improvement in the proposed array
compared to the conventional one is not a monotonic
function of the number of redundant columns. Yield
improvement decreases as the number of column
redundancies increases from 3% to 10% since the
number of cells which should be corrected decrease as
redundancy increases. On the other hand, yield
improvement increases with the increase of column
redundancy from 1% to 3%. This is due to the fact that
the possibility of cell overcorrection with our proposed
self-repair scheme goes higher for a smaller number of
redundant columns. In such cases, we eventually end up
degrading the cell writability while trying to improve
the read stability of the cell and vice versa.
VI. CONCLUSION
In this paper, we investigated the interaction
between the inter-die and intra-die variations on SRAM
read and write failures and proposed an efficient and
reliable self-repairing closed-loop compensation scheme
using on-chip monitors that sense the global readability
and writability of the cell directly, without sensing the
process corner itself. The proposed self-repairing SRAM
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Abstract - The purpose of the project is to present a new approach on the design of security systems by using a touch sensitive
device. Security is a permanent concern in a variety of environments ranging from physical access restriction in home and industrial
settings to information security in digital systems. Numeric passwords, fingerprint recognition, and many other techniques have been
extensively implemented in the past but they present certain drawbacks. The proposed technique makes use of a touch device to
recognize symbols as passwords and takes time into account to add a new dimension and prevent password theft. We implemented a
prototype that demonstrates the capabilities of the proposed security approach by showing one direct application in physical access
restriction systems. For example your password can be:

I.

INTRODUCTION

II.

Security is very important aspect in our life we need
to feel safe and secure. And for that we install various
types of security at our workplace or house, gates, locks,
security guards, alarms system, access control all are
part of it. Recently there is inclination towards
electronics security and access control system. During
2005 every 1 in 4 in US is having security system
installed at home. Still many people are using same old
methods of security, which has many disadvantages.
Our Aim in this project is not only to design a
innovative security system, but we are here learning few
new technologies and developing algorithms.

DESCRIPTION
Input is given on the touch screen which stores in
microcontroller and interfaces with the gesture engine.
This gesture is then compared with the gesture present
in EEPROM, if it matches we can access the system if
not access is denied.
A. Four wire resistive touch screen
Various touch screens are available, but we will use
resistive touch screens. A resistive touchscreen panel is
composed of several layers, the most important of which
are two thin, electrically conductive layers separated by
a narrow gap. When an object, such as a finger, presses
down on a point on the panel's outer surface the two
metallic layers become connected at that point: the panel
then behaves as a pair of voltage dividers with
connected outputs. This causes a change in the electrical
current, which is registered as a touch event and sent to
the controller for processing.

Touch screens we have seen a lot but in this project
we are using it first time and designing its controller
from the scratch from easily available components.
II. BLOCK DIAGRAM

A four- wire resistive touch screen is a sensor
consisting of two transparent resistive plates, ideally of
uniform resistivity, normally separated by insulating
spacers. The metalized contacts of the “x” layer run
along the y -direction and thus the resistance is
measured between the two x-direction ends. Similarly,
the “y” layer has metalized contacts that run in the xdirection so that the resistance is measured along the yaxis.
When touched with sufficient pressure, the top plate
deforms making contact with the bottom plate. At the
point of contact, the bottom layer effectively divides the
top layer into two resistors in series, in a manner similar
to the way the wiper on a potentiometer divides the
potentiometer in to two series resistors. Similarly, the
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bottom layer is effectively divided into two resistors at
the point of contact with the top layer. Each plate is
analogous to the two ends of a potentiometer where the
other plate serves as the wiper. By proper biasing, each
plate can function as a voltage divider where the output
(wiper) voltage represents the rectangular co-ordinate of
the point of contact.

C. Main gesture unit
This system integrates all the systems, when gesture
is registered via touch screen, it converts gesture
movements in the small strokes and it compares theses
strokes to strokes stored in EEPROM memory. And at
the end it concludes whether the gesture entered via
touch screen is same as stored in EEPROM, then access
is granted and required action are taken, and after that
other gesture for device controls can be entered, which
again will be compared to gestures stored in EEPROM
as strokes and if any matches then corresponding actions
are taken this is extra feature added to enhance the
system usability so apart from access control at can be
used for home or office automation.
D. Serial EEPROM
It is I2C based Serial EEPROM which is used to
store password gestures and utility gestures in form or
strokes and time stamps, which are used by main system
to compare with gestures entered via touch screen.
E. Device control, input and status output:
Few switches are provided for user interface and for
selecting different modes of operations, status output is
used for audio visual indications of gesture registration,
identification or rejection. Finally for access control and
utility device control a relay board is used through
which access control mechanism and devices are
controlled.

B. Touch screen controller
Touch-Screen Controller includes a driver for the
panel, a multiplexer, and an ADC. The driver in the
touch-screen controller independently powers both
coordinates of the touch panel to ON or OFF. The
amount of current conduction through the touch panel is
approximately equal to the power-supply voltage
divided by the touch-panel resistance. The ADC inside
the touch-screen controller measures the touch position
and pressure, by converting the analog voltage from the
touch screen into digital code. Typically, the ADC
topology is a successive approximation register (SAR)
with resolutions of 8 to 12-bits. Finally touch screen
controller give x, y output via digital bus it can be I2C,
SPI, UART etc.

F. PC Interface:
Finally a PC interface is provided to update
configurations, monitoring, debugging and to view
statistic of entered gestures.
IV. APPLICATIONS
Security systems are playing a important role in
present world and it will keep on growing in US almost
every house has some sort of Security or Alarm system,
our system has straight forward use wherever security is
required. First use is in Access control system, in many
places, companies, or organizations some places are
restricted and its access is limited to authorized
personals only in such places our system is very useful
only one or two gestures you make on screen and you
are allowed to go in secured area.
In bank locker, electronic safe and similar
applications our system can be used because of its
compact size and easy interface. Even in ATMS, mobile
phones gesture can be used as password instead of
numbers. In defence so many weapons rooms are there,
missiles, tanks, air craft for all of them code locks are
there which can be replaced by our security system.

Fig: Touch screen controller
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Finally our system is also useful in home and office
automations as it allows you to make any gesture and
which can be used to control appliances or some
industrial devices.
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V. FUTURE ENHANCEMENT
Our aim is to build a very strong security system,
and which is hard to breach along with that it should
have long life, durable, simple user interface and our
future enhancements are towards enhancing these
features. First of all instead of touch pad, gesture can be
made in air and system would read those via
accelerometers or cmos image sensors. This will lead to
touch less and hence system life and durability will
increase.
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VI. EXPECTED RESULT:
The gesture is entered using TSC and compared
with EEPROM, if they are matching then it activates the
output mechanism and give access granted message on
the LCD, and if they don’t match then access denied
message is displayed on the LCD.



VII. CONCLUSION
In this project we will design our own touch screen
controller and interface it with gesture engine via multimicrocontroller communications using RS232/UART
protocol, we implement a pattern recognition algorithm
for gesture matching and mechanism control for access.
All will be done in embedded C using KEIL.
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Abstract - The rapid growth of safety critical applications like airbag control system, antibreaking system etc in automotive industry
requires highly accurate error free data processing systems. CRC (Cyclic Redundancy Check) algorithms implemented in such data
transaction processes should be verified exhaustively with 100% accuracy. It is impossible to verify all possible data combinations
(232 for 32-bit Checksum processing) using simulation methods. Hence the need for formal verification approaches has become very
important in such safety critical applications.
In this paper we discuss CRC algorithm in order to exploit the powerful feature of formal verification to provide 100% completeness
and achieve earlier verification closure in the verification process by its exhaustive nature of verification. The results are analysed
using CRC algorithm example. Furthermore we discuss the advantages of formal verification approach over the traditional
simulation approach.
Keywords - Formal verification;CRC (Cyclic Redundancy check);safety critical applications;onespin-360mv.

I.

error. In addition, the only overhead involved is small
fixed length checksum regardless of the length of
message [6]. In the traditional hardware implementation,
a simple shift register based circuit performs the CRC
computation by handling the message 1 bit at a time.
However, recently as the software implementation
becomes popular on account of its ease in convenience
and reconfigurability several software-based algorithms
are proposed [6].

INTRODUCTION

Most of the automation applications today include
safety critical blocks, where data need to be processed
with 100% accuracy. In verification process of such
safety critical applications, traditional approaches like
simulation cannot ensure the accuracy required as it is
impossible to simulate the design with all possible
combinations. Formal Verification is an alternative
approach which applies static mathematical method to
prove the correctness of the design mathematically
without having to simulate the design with all the test
vectors. Formal verification is faster and more accurate
compared to simulation and has gained success in the
industry [1].

CRC circuits basically use linear feedback shift
register (LFSR) for hardware implementations. They use
clock of single bit indicating speed of input/output serial
data stream. Further it uses buffers to compensate any
delay involved in the process of code generation. Many
research studies have been done to speed up the parallel
CRC circuits. Some of the typical methods that are
widely adopted for generating parallel CRC circuits are,
CRC i) using look-up table and ii) using XOR gates.
The main disadvantage of look-up table architecture is
doubling the table spin upon single increase of the
polynomial degree, and hence results in increase of the
table access time [8].

As software and hardware systems are growing fast
in both functionality and complexity, a greater
commercial pressure to design better quality and more
reliable software and hardware systems is also
increasing. Formal methods proof are very effective in
demonstrating a great success in the specification and
prove the verification of commercial and safety-critical
software and hardware systems [4].

In our current work, we consider DMA controller
(Direct Memory Access) of Aurix microcontroller for
exhaustive formal verification. DMA controller uses 32bit Ethernet polynomial and parallel implementation for
computing CRC. The properties for formal verification

Cyclic Redundancy Check is one of the most
frequently used error detection algorithm. Generally,
CRC is very simple and has a relatively good error
detecting performance in burst error and also single-bit
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of CRC logic are written using PSL (property
specification language) called ITL (InTerval Language)
and verified with the design using OneSpin-360MV-a
Formal verification tool. Results are analysed to
illustrate exhaustive verification of CRC algorithm. An
example of bug detection of corner cases is also
demonstrated.

Model checking is based on a state space explosion
technique and uses BDD/graph based (Binary Decision
Diagrams), SAT (satisfiability) solvers which encode
the set of all possible sequences of states for a system
over a computation tree. Examples of model checkers
are Rule Base, OneSpin-360MV, Jasper and Formal
Check. In our work we use model checking for Formal
Verification of CRC algorithm implemented in DMA
controller.

II. FORMAL VERIFICATION

B. Model checking steps:

Formal verification is a systematic process that uses
mathematical reasoning to verify that design intent
(specification) is preserved in implementation (RTL).
Formal verification is assumed a central role in the
verification of large parts of the design resulting in
flushing out hundreds of bugs, many of which would
have been extremely difficult to find using traditional
verification methods like simulation, and ensuring
correctness of the design using mathematical proofs [3].

Model checking process consists of the following
tasks:
Modelling: The design written in any HDL should be
converted to formalism that can be accepted by a model
checking tool. Due to the time and memory constraint
the modelling may require abstraction to eliminate
unimportant details.

With formal verification, one can overcome
simulation challenges namely exhaustivity, since formal
verification algorithmically and exhaustively explores
all possible input values over time. Formal verification
also gives better controllability, observability with no
need to write block level testbench. In other words, it is
unnecessary to figure out how to stimulate the design or
create multiple scenarios to achieve high observability.
The concept of formal verification is to prove functional
correctness of the design instead of simulating some
vectors.

Specification: The properties the design must satisfy
must be stated and this is also written in the formal
language.
Verification: verification is a process of applying an
automatic proof algorithm. But manual assistance is
required for analysis of the results. In case of a failure
an error trace is available. Modification can be done to
the model and model checking can be reapplied.
Figure1 depicts the model checking steps (a) and
figure1 (b) compares the steps with simulation process.

A. Formal verification techniques:

The error trace can also result from incorrect
modelling or incorrect specification. The verification
may not terminate normally due to size of the model and
memory of the system. The model can then be adjusted
or changes can be made in the parameters of the model
checker. The verification can then be completed with the
new model.

There are 3 different techniques of formal
verification namely theorem proving, equivalence
checking, model checking.
Theorem proving: Theorem provers apply standard rule
to a specifications in order to derive new properties of
interest. Given a property or model the user is either
able to verify the property by completing the proof or
return the undismissed sub goals that the given scenarios
in which the property is violated. Theorem proving is
generally harder requiring considerable technical
expertise and understanding of the specification.
Equivalence checking: The goal of equivalence
checking is to ensure the equivalence of two given
circuits descriptions. These circuits might be given on
different level of abstraction like register transfer level
or gate level. The two circuits are then checked for
equivalence and in case of any in-equivalence a counterexample is generated and the debugging phase starts.
Model checking (formal property checking): Model
checking is an algorithm that can be used to determine
the validity of the formulas written in some temporal
logic with respect to a behavioural model of a system.

Fig.1 : Model checking steps compared with simulation steps

In contrast to model checking, simulations use
Testbench which simulates the design with selected
input patterns. Testbench alone cannot cover all the
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possible input patterns for complex blocks due to the
time limitations; hence simulation fails to achieve
exhaustive checking.

Exhaustivity: Formal verification can explore all
possible states and results in high quality verified RTL.
Controllability: formal verification requires no stimulus
(testbench), and starts in early design cycle detecting all
corner case bugs.

C. Identifying good candidates for formal verification:
The first step in Formal verification process is to
identify good properties that provide a clear result for
the effort involved in the process and likelihood for
success. The important aspects that need to check before
choosing a property for formal verification are:

Observability: It automatically isolates the root cause of
the bugs by providing counter example, hence makes it
easy to fix the bugs.
III. CRC ALGORITHM

Full proof: Projects often have many properties in the
list that are of critical importance and concern. For
example, in our project we choose CRC algorithm for
exhaustive formal verification proof, which is
implemented in many of the safety critical applications.

Cyclic redundancy check (CRC) codes are used in
many communication and storage systems to detect
errors in digital data, but CRC codes are not for making
corrections when errors are detected [5]. It is used
primarily in data transmission. In the CRC calculation
method, a certain number of check bits, often called a
checksum, are appended to the message being
transmitted. The receiver can determine whether or not
the check bits agree with the data, to determine, with a
certain degree of probability whether or not an error
occurred in transmission. If an error occurred, the
receiver may send a “negative acknowledgement” back
to the sender, requesting that the message be
retransmitted or indicate error to the system example:
interrupt. The technique is also sometimes applied to
data storage devices, such as a disk drive. In this
situation each block on the disk would have check bits,
and the hardware might automatically initiate a reread of
the block when an error is detected, or it might report
the error to software.

Bug hunting: Formal verification is not only restricted to
full proofs, but we can effectively use formal
verification as a bug-hunting technique, often
uncovering complex corner cases missed by simulation.
Improved coverage: Achieving high-coverage model
can be a challenge in a traditional simulation
environment. If a corner case or complex behavior is
missing from the coverage model, then those behaviors
of the design will go untested. However, dynamic
formal is an excellent way to leverage an existing
coverage model to explore complex behaviors around
interesting coverage points. The overall benefits are
improved coverage and the ability to find bugs that are
more complex.
Blocks suitable for formal verification are control
logic and data transfer blocks containing high
concurrency. The following examples are found to be
ideally suited for formal verification: arbiters, on-chip
Bus Bridge, DMA controller, scheduler, interrupt
controller, memory controller, and clock disable unit.
Blocks that are difficult to formally verify due to
complexity reason or low RFE (Return For Effort) are
sequential blocks, potentially involving some type of
data transformation, floating point units, MPEGdecoder.

There are several techniques for generating check
bits that can be added to a message. Perhaps the simplest
is to append a single bit, called the “parity bit”, which
makes the total number of logic 1’s in the code vector
(message with parity bit appended) even or odd. If a
single bit gets altered in transmission, this will change
the parity from even to odd (or vice versa). This simple
parity technique is often said to detect 1-bit errors.
Actually it detects errors in any odd number of bits
(including the parity bit), but it is a small comfort to say
that we are detecting 3-bit errors if you are missing 2-bit
errors. A technique that is more efficient in terms of
error detection, and which is easy to implement in
hardware, is the cyclic redundancy check. This is
another way to compute a checksum, usually 8-bit, 16bit, or 32-bits in length that is appended to the message.

D. Advantages of formal verification over simulation:
Earlier verification closure: Michael Siegel
presents a formal verification methodology called
Operational ABV, which can ensure speed-up in the
verification closure and simplifies verification planning,
enabling an exhaustive formal coverage analysis
ensuring that no design behavior is missed during
verification [9].

The CRC is based on polynomial arithmetic, in
particular, on computing the remainder of dividing
message polynomial (M) by Generator polynomial (G).
It is a like treating the message as a very large binary
number, and computing the remainder on dividing it by
a fairly large prime polynomial, one would expect this
to give a reliable checksum.

Bug (corner cases) detection rates: Bug detection rate in
the earlier verification cycle is very high as compared to
the normal simulation [10].
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The CRC method treats the message as a
polynomial. For example, the message 11001001, where
the order of transmission is from left to right (110…) is
treated as a representation of the polynomial x7 + x6 + x3
+ 1. The sender and receiver agree on a certain fixed
polynomial called the generator polynomial (G). For
example, considering a 16-bit CRC, standard
polynomial is x16 + x12 + x5 + 1, which is now widely
used for a 16-bit CRC checksum. To compute an r-bit
CRC checksum, the generator polynomial must be of
degree r (Software Division algorithm).

A primary problem involved in the CRC
computation is that the conventional bit-by-bit
implementation of the division process is slow, but
parallelization is not simple due to the dependency
relation. Many previous works, therefore, have focused
on efficient parallel computation of CRC codes [5].
In our work, DMA controller uses parallel
computation logic in CRC algorithm. The property
written in ITL language uses software division method
to formally verify CRC algorithm implemented in DMA
controller.

To develop a hardware circuit for computing the
CRC checksum, the process employs a shift register,
which is denoted by CRC. This is of length r (the degree
of G) bits. When the subtractions (exclusive or’s) are
done, it is not necessary to represent the high-order bit,
because the high-order bits of G and the quantity it is
being subtracted from are both 1. The division process
might be described informally as follows (CRC using
LFSR):

IV. PROPERTY IMPLEMENTATION FLOW
The flow-chart covering different steps involved in
formal verification of CRC-algorithm using ITL
(InTerval language) in OneSpin-360MV tool is shown
in the below figures.

Initialize the CRC register to all 0-bits.
Get first/next message bit m.
1.

If the high-order bit of CRC is 1, Shift CRC and m
together left 1 position, and XOR the result with
the low-order r bits of G [11-13].

2.

Otherwise, just shift CRC and m left 1 position. If
there are more message bits, go back to get the next
one. These steps can be implemented with the
circuit shown in figure2, which is known as a
feedback shift register [11-13].

Fig. 2. Example of Polynomial division for Generator
polynomial G = x3 + x + 1.
The three boxes in the figure represent the three bits
of the CRC register. When a message bit comes in, if the
high-order bit (x2 box) is 0, simultaneously the message
bit is shifted into the x0 box, the bit in x0 is shifted to
x1, the bit in x1 is shifted to x2, and the bit in x2 is
discarded. If the high-order bit of the CRC register is 1,
then a 1 is present at the lower input of each of the two
exclusive or gates. When a message bit comes in, the
same shifting takes place but the three bits that wind up
in the CRC register have been exclusive or’ed with
binary 011. When all the message bits have been
processed, the CRC holds M mod G [11-13].

Fig. 3 : Flowchart for CRC property implementation
using ITL.
The flowchart for developing properties to formally
verify CRC algorithm using ITL is shown in figure3.
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V. RESULT ANALYSIS.
The properties developed using ITL language to
formally verify CRC was run on various CRC
algorithms which have used different standard CRC
polynomials. The property check was run using
OneSpin-360MV tool.
Table1. Shows time and memory required for
verification of different CRC-Algorithms check using
different standard polynomials.
Polynomial Check- Polynomial Property
sum
in HEX
check
completion
time
J18508-bit
0x1D
120msec
CRC8
CCITT
16-bit 0x1021
210msec
CRC16
#
Ethernet 32-bit 0x04C11 505.7msec
DB7
CRC32
(32-bit)

Memory
consumed

63MB
66MB
225MB

(# CRC32 verified for some special instances).
Property check results shows that exhaustive
checking has been carried out by formal methods using
OneSpin-360MV in lesser time as compared to
simulation methods where exhaustive simulation
becomes impossible for higher order polynomials due to
the time limitations and effort required to write the
testcases covering all possible input combinations. For
example, even the simplest 32-bit combinatorial
comparator can take hundreds of thousands of years to
exhaustively simulate even with the fastest simulators
on the market [2].

Fig. 4 : Flowchart to check CRC-Algorithm
implemented in RTL.

Fig. 5 : Possible results after Property check using
OneSpinMV-360.
The Flow-chart indicating the steps involved in
running the CRC properties in OneSpin-360MV tool is
as shown in figure4. Figure5 shows various results given
by OneSpin-360MV tool after running the Check
property and Check consistency commands.

Fig. 6 : Generation of Counter-Example by OneSpin360MV tool indicating bug due to incompletely
initialized variable.
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Figure6 shows, counter-example generation,
indicating detection of bug using formal methods in
verification of DMA controller. Waveform indicates
detection of incompletely assigned variable in the
design.

[4]

Hasan Krad, “Formal Methods and Automation for
System Verification”, 2011 IEEE Modeling,
Simulation and Applied Optimization (ICMSAO),
2011 4th International Conference.

[5]

Junho Cho, Baeksang Sung, Wonyong Sung,
“Block-interleaving
based
parallel
crc
computations for multiprocessor systems”, 2010
IEEE proceedings.

[6]

Youngju. Do, Sung-Rok.Yoon, Taekyu. Kim,
Kwang Eui. Pyun, Sin-Chong. Park, “High-speed
Parallel Architecture for Software-based CRC”,
IEEE CCNC 2008 proceedings.

[7]

Yean Ru Chen, Wan-Ting Sutl, Pao-Ann Hsiungt,
Ying Chemg Lan, Yu-Hen Hu, Sao-Jie Chen
“Formal Modeling and Verification for Networkon-Chip ”, Green Circuits and Systems (ICGCS),
2010 International Conference.

[8]

Hyunbean Yi, Jaehoon Song, Sungju Park,
Changwon Park, “Parallel CRC logic optimization
algorithms for high speed communications
systems”, 2006 IEEE proceedings.

[9]

Michael Siegel, “Achieving Earlier Verification
Closure Using Advanced Formal Verification”
IEEE 2010 FMCAD Inc.

VI. CONCLUSION
In this paper, formal verification of CRC algorithm
implemented in DMA controller and used in many
safety-critical applications has been carried out
successfully using ITL of OneSpin-360MV and results
were analysed, which highlights major advantage of
formal verification (exhaustive checking) in order to
achieve 100% completeness in verification process and
achieve earlier verification closure.
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Abstract - A photovoltaic array (PVA) simulation model to be used in Matlab-Simelectronic GUI environment will be developed
and analyzed in this paper. In Simelectronic environment the simulink signal is converted to physical signal and again physical
signal is converted to simulink signal. The model is developed using basic circuit equations of the photovoltaic (PV) solar cells
including the effects of solar irradiation and temperature changes. The new model developed will be tested using a directly coupled
dc load. A new implemented Photovoltaic Array Simulation model is to be developed by using Matlab/ Simelectronic Simulation
Software. Test and validation studies with proper load matching circuits are simulated and results are presented here.
Keywords - Buck-Boost, Maximum Power Point Tracker, Photo Voltaic Array, Incremental Conductance Algorithm.

I.

connections or the structural connections of the arrays to
establish the required voltage during different periods of
a day. A steady-state analysis of a scheme employing
direct coupling between a series/shunt or separately
excited dc motors and the photovoltaic solar arrays has
been given by Roger [3]. The dynamic performance of a
dc shunt motor photovoltaic system has been studied by
Fam and Balachander [4]. The starting and steady-state
characteristics of dc motors powered by a solar cell
array source have been studied by Appelbaum [5] to
select the suitable parameters and type of dc motor for a
desired utilization scheme. All these studies concerning
dc motors or permanent magnet (PM) dc motors
powered by PV generators have been done by
considering the direct interface between the motor load
and the PV source generator. For direct coupling of dc
motors to PV solar arrays, the separatelyexcited or PM
motors with a ventilator type load are the most suitable
[5]. Owing to changes in the solar radiation energy and
the cell operating temperature, the output power of a
solar array is not constant at all times. Consequently,
during the design process of PVA powered systems; a
simulation must be performed for system analysis and
parameter settings. Therefore an efficient user friendly
simulation model of the PVAs is always needed. The
PVA model proposed in this paper is a circuitry based
model to be used with Simelectronic. The proposed
model was simulated with various types of loads for
performance checking.

INTRODUCTION

The use of new efficient photovoltaic solar cells
(PVSCs) has emerged as an alternative measure of
renewable green power, energy conservation and
demand-side management. Owing to their initial high
costs, PVSCs have not yet been a fully attractive
alternative for electricity users who are able to buy
cheaper electrical energy from the utility grid. However,
they have been used extensively for water pumping and
air conditioning in remote and isolated areas where
utility power is not available or is too expensive to
transport. Although PVSC prices have decreased
considerably during the last years due to new
developments in the film technology and manufacturing
process [1], PV arrays are still widely considered as an
expensive choice compared with existing utility fossil
fuel generated electricity. After building such an
expensive renewable energy system, the user naturally
wants to operate the PV array at its highest energy
conversion output by continuously utilizing the
maximum available solar power of the array. The
electrical system powered by solar arrays requires
special design considerations due to varying nature of
the solar power generated resulting from unpredictable
and sudden changes in weather conditions which change
the solar irradiation level as well as the cell operating
temperature.
Salameh and Dagher [2] have proposed a switching
system that changes the cell array topology and
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II. BASIC BLOCK DIAGRAM

I0: reverse saturation current of diode (0.0002 A).

A general block diagram of a PVA model for GUI
environment with MPPT controller using Simelectronics
is given in Fig. 1 along with load model.

Rs: series resistance of cell (0.001 Ω).
Tc: reference cell operating temperature (20 °C).
Vc: cell output voltage, V.
Both k and Tc should have the same
temperature unit, either Kelvin or Celsius. The curve
fitting factor A is used to adjust the I-V characteristics
of the cell obtained from (1) to the actual characteristics
obtained by testing. Eq. (1) gives the voltage of a single
solar cell which is then multiplied by the number of the
cells connected in series to calculate the full array
voltage. Since the array current is the sum of the
currents flowing through the cells in parallel branches,
the cell current IC is obtained by dividing the array
current by the number of the cells connected in parallel
before being used in (1), which is only valid for a
certain cell operating temperature Tc with its
corresponding solar irradiation level Sc. If the
temperature and solar irradiation levels change, the
voltage and current outputs of the PV array will follow
this change. Hence, the effects of the changes in
temperature and solar irradiation levels should also be
included in the final PV array model. A method to
include these effects in the PV array modelling is given
by Buresch [1].

Fig 1: Block Diagram
III. PHOTOVOLTAIC SYSTEM
A. Electrical Equivalent Circuit
PV arrays are built up with combined series/parallel
combinations of PV solar cells, which are usually
represented by a simplified equivalent circuit model
such as the one given in Fig. 2 and/or by an equation as
in (1).

According to his method, for a known temperature
and a known solar irradiation level, a model is obtained
and then this model is modified to handle different cases
of temperature and irradiation levels. Let (1) be the
benchmark model for the known operating temperature
Tc and known solar irradiation level Sc as given in the
specification. When the ambient temperature and
irradiation levels change, the cell operating temperature
also changes, resulting in a new output voltage and a
new photocurrent value. The solar cell operating
temperature varies as a function of solar irradiation level
and ambient temperature. The variable ambient
temperature Ta affects the cell output voltage and cell
photocurrent. These effects are represented in the model
by the temperature coefficients CTV and CTI for cell
output voltage and cell photocurrent, respectively, as:

Fig. 2. Simplified-equivalent circuit of photovoltaic cell
B. Voltage – Current Equations
The PV cell output voltage is a function of the
photocurrent that mainly determined by load current
depending on the solar irradiation level during the
operation.

(2)
(1)
Where the symbols are defined as follows:

(3)

e: electron charge (1.602 × 10-19 C).

Where, βT = 0.004 and gT = 0.06 for the cell used
and Ta=20oC is the ambient temperature during the cell
testing. This is used to obtain the modified model of the
cell for another ambient temperature Tx. Even if the
ambient temperature does not change significantly
during the daytime, the solar irradiation level changes

k: Boltzmann constant (1.38 × 10-23 J/oK).
Ic: cell output current, A.
Iph: photocurrent, function of irradiation level and
junction temperature (5 A).
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depending on the amount of sunlight and clouds. A
change in solar irradiation level causes a change in the
cell photocurrent and operating temperature, which in
turn affects the cell output voltage. If the solar
irradiation level increases from Sx1 to Sx2, the cell
operating temperature and the photocurrent will also
increase from Tx1 to Tx2 and from Iphl to Iph2,
respectively. Thus the change in the operating
temperature and in the photocurrent due to variation in
the solar irradiation level can be expressed via two
constants, CSV and CSI, which are the correction
factors for changes in cell output voltage VC and
photocurrent Iph, respectively:

maximum power point tracker (MPPT) can be used to
maintain the PV module’s operating point at the MPP.
MPPTs can extract more than 97% of the PV power
when properly optimized. MPPT is a power electronic
device interconnecting a PV power source and a load,
maximizes the power output from a PV module or array
with varying operating conditions, and therefore
maximizes the system efficiency. The location of the
MPP in the I–V plane is not known beforehand and
always changes dynamically depending on irradiance
and temperature. There are a number of methods that
have been proposed. Among different algorithms, the
Perturb & Observe (P&O) and Incremental Conductance
(incCond) methods are commonly used.

(4)

In 1993 Hussein, Muta, Hoshino, and Osakada of
Saga University, Japan, proposed the incremental
conductance (incCond) algorithm intending to solve the
problem of the P&O algorithm under rapidly changing
atmospheric conditions. The flowchart shown in Figure
3 explains the operation of this algorithm.

(5)
where SC is the benchmark reference solar
irradiation level during the cell testing to obtain the
modified cell model. Sx is the new level of the solar
irradiation. The temperature change, ΔTC, occurs due to
the change in the solar irradiation level and is obtained
using
(6)
The constant αS represents the slope of the change
in the cell operating temperature due to a change in the
solar irradiation level [1] and is equal to 0.2 for the solar
cells used. Using correction factors CTV, CTI, CSV and
CSI, the new values of the cell output voltage VCX and
photocurrent Iphx are obtained for the new temperature
Tx and solar irradiation Sx as follows:
(7)
(8)
VC and Iph are the benchmark reference cell output
voltage and reference cell photocurrent, respectively.
The resulting I-V and P-V curves for various
temperature and solar irradiation levels were discussed
and shown in [6, 8, 9], therefore they are not going to be
given here again.

Fig 3: MPPT Algorithm Flow Chart
V. MATLAB MODELLING

IV. MAXIMUM POWER POINT TRACKER

Block Diagram

MPPT Algorithm Flow Chart

A general block diagram of the PVA model for GUI
environment of Simulink is given in Fig. 4 along with
load models. The block called PVA model for GUI is the
last stage of the model. This block contains the sub
models that are connected to build the final model. A
diode (D1) is connected in series with the load circuit to

A PV array is usually oversized to compensate for a
low power yield during winter months. This
mismatching between a PV module and a load requires
further over-sizing of the PV array and thus increases
the overall system cost. To mitigate this problem, a
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prevent the reverse current flow. Since the main
objective is the development of the PVA functional
model for the Simulink environment, the other parts of
the operational block diagram given in Fig. 4 are not
going to be explained in full detail. However, just to
describe the main diagram, as it can readily be seen, the
system is modeled to supply power to dc load. The last

stage of the PVA model is shown in Fig. 4. The other
stages are masked as subsystems under the last stage.
The first stage of the PVA modeling is depicted in Fig.
5.
.

ratio of the switch, the average output voltage can be
controlled. A Buck Converter produces a lower average
output voltage Eo than the d.c input voltage Edc.

.
PV ARRAY
The PVA consists of 36 PV cells all connected in
series to have a desired voltage output. Depending on
the load power required, the number of parallel branches
can be increased to 2 or more. The effects of the
temperature and solar irradiation levels are represented
by two variables gains. They can be changed by
dragging the slider gain adjustments of these blocks
named as variable temperature and variable solar
irradiation.

Fig 6: Buck Converter
BOOST CONVERTER
Fig 5: PV Array

The simulation diagram of a boost converter using a
power MOSFET is shown in fig. By varying the duty
ratio of the switch, the average output voltage can be
controlled. In a Boost Converter the output voltage is
always greater than input voltage

BUCK CONVERTER
The simulation diagram of a buck converter using a
power MOSFET is shown in fig. By varying the duty
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Fig 9: Power-Voltage (P-V) Characteristics of PVA
Fig 7: Boost Converter

The associated voltage and current waveforms of a
Buck Converter is shown in fig.

VI. RESULTS AND DISCUSSION
The current-voltage (I-V) characteristic of the PVA
during operation is given in Fig. 5. Since the voltage of
the PVA is equal to the open circuit voltage at standstill, the IV characteristics start at open circuit voltage
with current equal to zero. As the simulation starts an
the loads begin draw current from the PVA, the voltage
and the current start moving toward the operating
values, which are shown in Figs. 7 and 8 for voltage and
current, respectively. PVA power is given in Figs. 6 and
9. Although the maximum power is above 750 W for the
current solar irradiation and temperature levels, the
operating power is approximately 750 W.

Fig 10: Current Characteristics of a Buck converter

Fig 11: Voltage Characteristics of a Buck converter
VII. CONCLUSION
This paper introduces a simulation model for
photovoltaic Arrays (PVS) to be used in
Matlabsimelectronics GUI environment. The proposed
model has a generalized structure. So that it can be used
as a PV power generator along with Wind, fuel cells and

Fig 8: Current-Voltage ( I-V) Characteristics of PVA.
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small hydro system by establishing proper Interfacing
and controllers. The model proposed here is considered
as a part of distributed power generation systems.
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programmable gate array). FPGA coding is done in VHDL and targeted to A54SX32A device.
Keywords - Image data,Test system, simulation.

I.

palette, which is simply a list of all the colours used in
that image. Each pixel has a value which does not give
its colour but an index to the colour in the map.

INTRODUCTION

An image is a rectangular array of dots, or picture
elements, arranged in m rows and n columns. The
expression m*n is called the resolution of the image,
and the dots are called pixels. The term “resolution” is
sometimes also used to indicate the number of pixels per
unit length of the image.

A digital image a[m,n] described in a 2D discrete
space is derived from an analog image a(x,y) in a 2D
continuous space through a sampling process that is
frequently referred to as digitization.

Types of images:

The 2D continuous image a(x,y) is divided into N
rows and M columns. The intersection of a row and a
column is termed a pixel. The value assigned to the
integer coordinates [m,n] with {m=0,1,2,…,M–1} and
{n=0,1,2,…,N–1} is a[m,n]. The value assigned to
every pixel is the average brightness in the pixel
rounded to the nearest integer value. The process of
representing the amplitude of the 2D signal at a given
coordinate as an integer value with L different gray
levels is usually referred to as quantization. The
process of digitization converts an analog intensity
value into a set of digital numbers that represent the
intensity levels in the image. This set of numbers
associated is used for handling of images. This set of
numbers can be stored in a file.

 Binary image: This is an image where the pixels
can have one of two values, normally referred to as
black and white. Each pixel in such an image is
represented by one bit.
 Greyscale image: Each pixel is a shade of grey,
normally from black to white. This range means that
each pixel can be represented by eight bits, or exactly
one byte. Other
greyscale ranges are used, but
generally they are a power of 2.
 Truecolour image: Here each pixel has a particular
colour; that colour being described by the amount of
red, green and blue in it. If each of these components
has a range , this gives a total of different possible
colours in the image. This is enough colours for any
image. Such an image may be considered as consisting
of a “stack” of three matrices; representing the red,
green and blue values for each pixel. This means that
for every pixel there correspond three values

Image files tend to be large: Consider the amount
of information used in different image type of varying
sizes. For example, consider a 512*512 binary image.
The number of bits used in this image (assuming no
compression, and neglecting, for the sake of
discussion, any header information) is,

 Indexed image: Most colour images only have a
small subset of the more than sixteen million possible
colours. For convenience of storage and file handling,
the image has an associated colour map, or colour

512*512*1 = 262144 bits
= 37268 bytes

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

233

Model for High Data Rate Image Data Simulators Using Data Acquisition Card

= 32.768 kilobytes (kb).

be sent to compression system at high data rates.
To test this compression system, the data will be sent
to the compression system at a very high data rate.
So, the model of image simulator has been proposed.

= 0.033 megabytes (Mb).
A greyscale image of the same size requires:
512*512*1

= 262144 bytes

III. IMAGE SIMULATOR HARDWARE DESIGN

= 262.14 kb.

The
general
block
diagram
of
image
compression test system is shown in figure 1.

= 0.262 mb.
Many images are such larger than this. The only
possible solution is compression of image .

PC with PCI
based
DAQ
card

II. BASICS OF COMPRESSION
Uncompressed multimedia (graphics, audio and
video) data requires considerable storage capacity and
transmission bandwidth. Data compression is the art or
science of representing information in compact form.
The reason for the need of data compression is that more
and more of the information that is generated is in
digital form i.e., in the number represented by bytes of
data. And the number of bytes required to represent
multimedia data can be huge.

Simulator
card

compression
system
BDH

Fig.1 :General block diagram
The general block diagram of image compression
test system is shown above. In this system, the image
file is transmitted to the simulator card by PCI
based DAQ (Data Acquisition ) interface card, which
will be present in the PC(Personal Computer). This
data is stored in the internal memory of simulator
card and image data is rolled back at different
output rate to compression system by the help of a
configuration command.

Methods of image compression :
Since image files not only require large storage but
also take up a large portion of bandwidth during
transmission, the process of compressing images has
become a necessity.

The interface card for the simulator is shown in
figure 2.

Compression can be classified as either lossless or lossy.
DAQ
connector

Lossless Compression:

A.

Lossless compression techniques, as the name
implies, involve no loss of information. If the data have
been losslessly compressed, the original data can be
recovered exactly from the compressed data.

The interface card for the simulator is as
shown in figure 2. The data to be simulated is
placed in the DAQ card which will be placed in a
PC. From the DAQ card, the data will be passed
onto the interface card before moving it into the
simulator. The interface card design is as shown in
figure 2. From the PC, the input data is received
through a DAQ connector. The data coming from
the DAQ connector will be buffered. The buffered
data is sent to the LVDS(Low Voltage Differential
Signaling) interface. The data thus collected is the
LVDS data. The LVDS data is transmitted to the
simulator card through LVDS transmitter.

Lossy compression techniques involve some loss of
information, and data that have been compressed using
lossy techniques generally cannot be recovered or
reconstructed exactly.
Advantages of data compression:
Compression is useful because it helps reduce
the consumption of expensive resources, such
as hard disk space and transmission bandwidth.

2.

The rate of input - output operations in a
computing device can be greatly increased due
to shorter representation of data.

LVDS
transmitter

Fig. 2 : Interface card for the simulator

Lossy compression:

1.

Buffer

Low Voltage Differential Signaling (LVDS) is a
new technology addressing the needs of today’s high
performance data transmission applications. The LVDS
standard is becoming the most popular differential data
transmission standard in the industry. LVDS is
differential, using two signal lines to convey
information. While sounding like a penalty, this is

Several systems like spacecrafts may require an
on-board image compression system to compress the
image data. The compression system may require to
handle large amount of image data. The data will
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actually a benefit. The cost is two traces (or conductors)
to convey a signal, but the gain is noise tolerance in the
form of common-mode rejection. Signal swing can be
dropped to only a few hundred millivolts because the
signal-to-noise rejection has been improved. The small
swing enables faster data rates since the rise time is now
so much shorter. The differential data transmission
method used in LVDS is less susceptible to commonmode noise than single-ended schemes. The LVDS
transmitter and receiver can be used as a single IC.

2) Decide the number of address and data lines
required for the memory according to the
requirement of the design
3) Declare all the signals of the memory module
that needs to be addressed by the FPGA.
4) Get the required data that
simulated at the high data rate.

to

be

5) Perform the memory write operation with
respect to a command and synchronize it with
respect to any one of the clocks used in the
FPGA. Take into consideration the timings of
write operation of the memory module used.

The simulator card block diagram is shown in figure 3.

6) Perform the memory read operation with respect
to the same command that was used for write
operation, and synchronize it with respect to
any one of the clocks used in the FPGA. Take
into consideration the timings of read operation
of the memory module used.

Memory

LVDS
receiver
FPGA

Buffer

needs

7) While doing the read operation, read out the
data from the memory into the FPGA at the
required speed. The data is given to the
serializer.
For simulation purposes,

SERIALIZER

Compression
system

The FPGA used is A54SX32A 208 PQFP.
The memory used is SRAM memory module. 32Mb
SRAM is used.

Fig. 3 : simulator block diagram

HDL (Hardware Description Language) used
VHDL.

The LVDS data is received at the LVDS
receiver. The data is buffered and the image data is
written into the memory through FPGA. The FPGA
can be used for data acquisition purpose[1]. The
image file can be read back at the required speed
and given to the serializer. Here the number of bits
given to the serializer depends upon the serializer
used and the requirement of the compression
system. The serializer will perform the function of
converting parallel data to serial data. The serializer
will be having embedded clock information. The
high data rate obtained is due to the fact that
serializer will convert parallel data to serial data with
respect to the same clock. The serialized data is
given to the compression system for further
processing.

The simulation results are shown below.
V . SIMULATION RESULTS

IV. ALGORITHM FOR SIMULATOR
Algorithm for simulator FPGA design is explained
below
1) From the basic system clock of the FPGA,
derive all the other clocks according to the
requirement.

Fig. 4: Simulation of DAQ card data
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VI . CONCLUSION
The model of image simulator using a Data
Acquisition card has been proposed. The simulation
results are yielding satisfactory results . For a 16-bit
image data , a data rate of 512 Mbps has been
obtained.
Scope for future work:
Serializer device can be increased for 32-bit
image and further. The PCB can be stacked further
to increase the data rate. The proper selection of
serializer device could yield optimum results. The
selection of DAQ card could be decided based on
requirement.
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Fig.5: Simulation of write operation into memory.



Fig. 6: Simulation of read operation from memory.
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Abstract - In many applications there is a need to mix the signals of different frequencies or signals of different types, which
emphasises the use of mixers or multipliers for different RF applications. In this paper, “CMOS analog multiplier, with less number
of transistors which can operate at high frequencies with low power and high linearity” is proposed. The proposed multiplier works
on the basis of parallel connected MOS operation circuit. The proposed four –quadrant voltage mode multiplier was confirmed by
using S-EDIT simulation and 0.35µm CMOS technology and found to be good linearity
Keywords- Analog Multiplier, Voltage Mode, Four Quadrant, Low Voltage, Low Power.

I.

INTRODUCTION

In this paper, we present a low voltage, low power,
high linearity and high speed multiplier circuit which
operates in the voltage mode using parallel connected
MOS devices at the input side and diode connected
MOS devices as a load a the output side.

Analog multiplier is an important building block
in communication system like analog signal processing
system; for example frequency mixer ,variable gain
amplifier, adaptive filters, phase-locked loop, amplitude
modulator , frequency doublers , rectifier , and
demodulators etc. It is necessary to design an analog
multiplier circuit which is suitable for low power low
voltage and high speed application with better linearity.

And also depending on the circuit configuration it
can be classified as


Single balanced (2-quadrant), and



Double balanced (4-quadrant) multipliers.

Quadrant based classification of multipliers is as
follows:
Fig.1: Basic Multiplier symbol



Depending on the input/output, analog multipliers
can be classified as, Voltage Mode Multipliers [1] and
Current Mode Multipliers [2].

One-quadrant multipliers: Inputs are of the
same phase



Two quadrant multipliers: Opposite voltage can
be added to either of the input

Voltage mode multipliers:
Four quadrant multipliers: Opposite voltage can be
added to both the inputs.

Vi/p = Vx and Vy;
Ii/p = Ix and Iy;

A. Performance matrices of Analog multiplier [3]

Vo/p=K.Vx.Vy; Vo/p =K.Ix.Iy.

Linearity, supply voltage, power dissipation and
noise are the main metrics of performance. We should
try to design some specific structure or topologies for
analog multiplier that have low power dissipation while
at the same time ensuring good linearity , low supply
voltage and low noise are kept at acceptable levels.

Current mode multipliers:
Ii/p=Ix and Iy;
Vi/p = Vx and Vy;
Io/p =K.Ix.Iy ; Io/p=K.Vx.Vy.
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Current equation:

Id 

I d1 

Id 2

Ib 

Id3 

Id 4

I total  I a  I b
I a  K (V gs1  Vth)(Vgs 2  Vth )
Cascade structure

I a  K (V x  a )(V y  b)

Parallel structure

I b  K (V gs  Vth )(Vgs 4  Vth )

Fig.2 : Basic circuit configuration

I b  K (Vx  a)(V y  b)

Drain current during saturation and linear region is
represented as below,

I total  K [(V x  a)(V y  b)  (V x  a )(V y  b)]

Id = 1/2 K’(Vgs – Vth )² (1+λVds)

I total1  2 KVx (V y  b)

Id = K’[(Vgs – Vth )Vds-1/2Vds²]

Ie  Id5  Id6
I f  Id7  Id8

Where K’ = μoCox W/L and Vth are the transconductance parameter and threshold voltage of the
device respectively and λ represents the channel-length
modulation effect for long channel devices. By biasing
the transistors to operate in the triode region, we can
reduce the drain current while keeping a relative large
input range.

I total  I e  I f
I e  K (V gs5  Vth)(V gs6  Vth )
I e  K (V x  Va )( V y  b)
I f  K (V gs7  Vth )(V gs8  Vth )

II. FOUR-QUADRANT MULTIPLIERS USING
SERIES CONNECTED TRANSISTORS

I f  K (V x  a)( V y  b)
I total  K [(V x  a)(V y  b)  (V x  a)(V y  b)]

A voltage mode four quadrant analog multiplier based
on a basic NMOS differential amplifier[1] that can
produce the output signal in voltage form can be
constructed using four one-quadrant multipliers or by
using two two-quadrant multipliers as shown in Figure
3.

I total2  2 KVx (V y  b)
I total  I total1  I total2
I total  4 KVxV y
III. BASIC PRINCIPLE OF OPERATION
Figure 2 shows how transistors can be used to
implement multipliers. In order to reduce the number of
devices parallel structure is useful compared to cascaded
structure. The basic block diagram of four quadrant
voltage mode multiplier is shown in Fig.3. The purpose
of implementing this structure is to reduce the number
of devices with minimum size. The multiplier structure
recommended in [4] uses NMOS as a load with constant
Vbias voltage to operate the loads in saturation region
and all the input transistors in the linear region. The only
disadvantage of this structure is even though the number
of devices is six; it requires additional devices for
generating the bias voltage, which makes device count

Fig.3: Four-Quadrant Multiplier
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more than six. Using the same concept new structure is
proposed to eliminate the Vbias sources. Hence the
number o of devices required for proper operation is
only six. Here instead of using NMOS at the load side
PMOS are used because of its negative threshold
voltage.

Fig. 6: AC analysis of proposed multiplier
Modulation is nothing but multiplier the different
frequencies or different amplitudes. The basic function
of modulator is to perform multiplication of amplitude
of frequency of inputs .figure 7 shows the modulated
waveform at the output of multiplier.

Fig. 4: Proposed multiplier structure

I d 2  I d 4  K [( 2V xV y )  2(V x )]
2

I total  ( I d 1  I d 3 )( I d 2  I d 4 )
I total  K [( 2V xV y )  2(V x )]  K (2V xV y )  2(V x )]
2

2

I total  4 K 2V xV y
IV. SIMULATION RESULT
The proposed circuit has been simulated using
tanner S-EDIT & TSPICE using 0.35micron technology.
The power supply voltage ±5V.Different analysis is
performed to check the performance of the multiplier.
Fig. 7: Modulator
V. CONCLUSION
In this paper “low power , high linearity – CMOS
analog multiplier “,the multilier circuit is implemented
in 0.35 micron technology with minimum transistor and
simulated using S-EDIT AND TSPICE .The power
consumption avg_power 1.1138e-003.
REFERENCES

Fig. 5: Transient analysis of proposed multiplier.

[1]

Boonchai Boonchu and Wanlop Surakampontorn,
“A four-quadrant Analog Multiplier using basic
differential pair”, IEEE 2004 ,pp 290-293.

[2]

A Naderi, H Majarrad, H Ghasemzadeh, “Four
Quadrant CMOS Analog Multiplier Based on
new Current Suarer circuit with high speed”,
IEEE,2009,pp 282-286

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

239

VLSI Implementation of an Analog Multiplier

[3]

Chunhong Chen“A Low Power CMOS Analog
Multiplier” IEEE Proceedings 2006

[4]

Z Li and C. Chen, “Low Power Low Noise
CMOS Analogue Multiplier” IEEE ProceedingsCircuits Devices Syst, Vol 153, N0.3, June 2006.

[5]

W. Machowski, J Jasielski, S Kuta, “ Low
Voltage Analog Multipliers based on CMOS
inverters”, 15th International Conference,2008,pp
267-270

[6]

A Naderi, H Majarrad, H Ghasemzadeh, “Four
Quadrant CMOS Analog Multiplier Based on
new Current Squarer circuit with high-speed”,
IEEE,2009,pp 282-286.

[7]

Zhangcai Huang, Yasuaki Inoue, Hong Yu and
Quan Zhang, “ A Wide Dyanamic Range Four
Quadrant CMOS Analog Multiplier using Active
Feedback”, APCCAS 2006,pp 708-711.

[8]

Navin Saxena and James J Clark, “ A Four
Quadrant Analog Multiplier for Analog Neural
Networks”, IEEE 1994, vol 29,pp 746-749.

[9]

Shuo- Yuan Hsiao and Chung-Yu Wu, “ A 1.2 V
CMOS Four Quadrant Analog Multiplier ”,IEEE
1997,pp 241-244.

[10]

Soliman .A. Mahmoud , “ Low Voltage Low
Power Wide Range Fully Differential CMOS
Four Quadrant Analog Multiplier”, IEEE 2009,pp
130-133.



International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

240

Improving the Performance of Wavelet Based Image
Compression using SPIHT Algorithm

Rehna. V. J1 , Shubhangi. S2 & Vasanthi. S3
1

Department of E&CE, HKBK College of Engineering, Bangalore, India
2&3Department of Telecommunication Engineering, Atria Institute of Technology, Bangalore, India
E-mail : rehna_vj@yahoo.co.in1, mailshub@gmail.com2, vasanti67@gmail.com3

Abstract - Set Partitioning in Hierarchical Trees (SPIHT) is a well known state of the art image compression algorithm based on
wavelet transform. It is a lossy compression technique which gives compression performances as good as other classical algorithms.
It supports images of 8, 16 or more bits, gives high compression ratio, good signal to noise ratio and high quality reconstructed
images. The algorithm is computationally very complex and hence the execution time is high. We present an improved method of
compression using SPIHT algorithm by reducing the computational complexity and time complexity. This is done by omitting the
entropy coding of the bit stream and compensating for the same by increasing the number of sorting passes. The PSNR values
obtained by the proposed method are comparable to the original SPIHT algorithm.
Keywords - Hierarchical trees; wavelet transform ; set partitioning; PSNR.

I.

INTRODUCTION

Wavelet compression is a form of data compression
well suited for image and audio compression. The
wavelet-based image compression has gained a great
deal of popularity because of its overlapping nature, that
reduces the blocking artifacts. These techniques are the
most recent development in the field of image
compression, which offers multi resolution capability
leading to higher energy compaction with high quality
reconstructed images at high compression ratios. The
entire image is treated as a series of wavelets which are
the changes from pixel to pixel as measured by the
deviation of an individual pixel from zero.

Image compression is an important area in the field
of digital image processing. It is defined as, minimizing
the size in bytes of a graphics file without degrading the
quality of the image to an unacceptable level. The
objective of image compression is to reduce irrelevance
and redundancy of the image data in order to be able to
store or transmit data in an efficient form. Image
compression schemes are generally classified as lossless
compression schemes and lossy compression schemes.
Lossless compression involves compressing data which,
when decompressed, will be an exact replica of the
original data. Lossless compression is preferred for
archival purposes and often for medical imaging,
technical drawings, maps and logos, where the loss of
information is not acceptable. This scheme provides low
compression ratio. Some of the methods of lossless
compression are Run-length Encoding, DPCM and
Predictive Coding, Entropy encoding such as Huffman
coding and Arithmetic coding. Lossy compression is a
data encoding method that compresses data by discarding
(losing) some amount of original data. Lossy schemes
achieve higher compression ratio than lossless schemes
and are usually used to compress natural images where
perfect reconstruction is not necessary and partial loss in
image data, as long as it is within tolerance, is
acceptable. Some of the methods of lossy compression
are transform coding, wavelet compression, and fractal
compression.

One of the most popular wavelet based image
coding techniques is the SPIHT algorithm. It has a
number of desirable characteristics such as good image
quality with high PSNR, a fully progressive bit stream,
can be used for lossless compression and has the ability
to code for exact bit rate or PSNR. Fully progressive
means, the whole file is not necessary to view the
image. The PSNR of the image will be related directly
to the amount of file received from the transmitter. The
term Hierarchical Trees refers to quadtrees and Set
Partitioning refers to the way these quadtrees divide and
partition the wavelet transform values at a given
threshold. This paper focuses on improving the SPIHT
algorithm in terms of its computational complexity and
time complexity.

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

241

Improving the Performance of Wavelet Based Image Compression using SPIHT Algorithm

scheme having a lower MSE (and a high PSNR), can be
recognized as a better one. Subjective quality is
measured by psychophysical tests and questionnaires.

Rest of the paper is organized as follows: Section II
deals with the error matrics, section III briefs about the
previous works on image coding, section IV gives an
overview of the SPIHT algorithm. Section V describes
the methodology and gives the flow diagram of the
process. Results obtained is shown in section VI and
finally, the conclusion of the paper is presented in
section VII.

III. PREVIOUS WORKS
The EZW (Embedded Zerotree Wavelet) algorithm
was one of the first algorithms based on wavelet
compression. The EZW encoder is based on progressive
encoding to compress an image into a bit stream with
increasing accuracy. An embedded coding is a process
of encoding the magnitudes of the transform that allows
for progressive transmission of the compressed image.
Zerotrees are a concept that allows for a brief encoding
of the positions of significant values that result during
the embedded coding process. The embedding process
used by EZW is called bit-plane encoding. Zerotrees can
provide very compact descriptions of the locations of
insignificant values because it is only necessary to
encode one symbol, to mark the root location. In the
encoding process of EZW is done in a number of passes.
For every pass, one threshold value is chosen against
which the wavelet coefficients are compared. If the
coefficient is larger than the threshold, it is encoded and
removed from the image, else, if smaller, it is compared
in the next pass. This process is repeated until all the
wavelet coefficients have been encoded completely. The
decoder can infer that all other locations in the zerotree
have insignificant values, so their locations are not
encoded. The disadvantages of the EZW algorithm,
mainly that the PSNR value obtained is very less and
that it is not energy preserving, are overcome in the next
translation, namely the Set Partitioning in Hierarchical
Trees.

II. ERROR METRICS
Different compression algorithms are compared
based on certain performance measures. Compression
Ratio (CR) is the ratio of the number of bits required to
represent the data before compression, to the number of
bits required after compression. For an image, bit rate is
the average number of bits per pixel or sample (bpp).
The image quality can be evaluated objectively and
subjectively. A standard objective measure of image
quality is reconstruction error given by equation 1.
Error, E = I(x,y)-I’(x,y)

(1)

Where, I(x,y) is the original image and I’(x,y) is the
image after compression. Two of the error metrics used
to compare the various image compression techniques
are the mean square error (MSE) and the Peak Signal to
Noise Ratio (PSNR). MSE refers to the average value of
the square of the error between the original signal and
the reconstructed signal, as given by equation 2. The
important parameter that indicates the quality of the
reconstruction is the peak signal-to-noise ratio (PSNR).
PSNR is defined as the ratio of square of the peak value
of the signal to the mean square error, expressed in
decibels.
MSE = E / (IMAGE SIZE)

(2)

IV. SET PARTITIONING IN HIERARCHICAL
TREES

The MSE is the cumulative squared error between
the compressed and the original image, whereas PSNR
is a measure of the peak error. The mathematical
formulae for the computation of MSE & PSNR is :

SPIHT is a highly refined version of EZW and was
introduced by Said and Pearlman. SPIHT refers to Set
Partitioning In Hierarchical Trees. It is the most widely
used wavelet-based algorithm for image compression,
providing a basic standard of comparison for all
subsequent algorithms. One of the advantages of SPIHT
is that it produces optimal embedded bit stream. This
means that the bit stream can be cut at any instant, and is
then guaranteed to give the best possible reconstruction.
In the original SPIHT algorithm, the image is first
decomposed into a number of sub bands by means of
wavelet decomposition which is hierarchical.

Where, I(x,y) is the original image, I'(x,y) is the
approximated version (which is actually the
decompressed image) and M, N are the dimensions of
the images, 255 is the peak signal value. A lower value
for MSE means lesser error, and as seen from the
inverse relation between the MSE and PSNR. Higher
values of PSNR produce better image compression
because it means that the ratio of Signal to Noise is
higher. Here, the 'signal' is the original image, and the
'noise' is the error in reconstruction. So, a compression

The sorting algorithm divides the set of pixels into
partitioning subsets and performs the magnitude test. In
the magnitude test, each subset is checked to be greater
than or equal to 2n. If yes, the subset is further divided to
new subsets and the magnitude test is again carried out.
The set division process is carried out until the

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

242

Improving the Performance of Wavelet Based Image Compression using SPIHT Algorithm

magnitude test is carried out to single co-ordinate
significant subsets. To reduce the number of magnitude
comparisons (message bits) a set partitioning rule is
defined. It uses an ordering information in the hierarchy
defined by the sub band pyramid. The purpose is to
create new partitions such that subsets expected to be
insignificant contain a large number of elements, and
subsets expected to be significant contain only one
element. To indicate the significance of a set of
coordinates, the following equation is used.

either no offspring or four offsprings, which always
form a group of 2 x 2 adjacent pixels.
In Fig.1, the arrows are oriented from the parent
node to its four offsprings. The pixels in the highest
level of the pyramid are the tree roots and are also
grouped in 2 x 2 adjacent pixels. However, in each
group, one of them (as shown by the star in Fig. 1) has
no descendants. The following sets of coordinates are
used to describe the coding method:

(5)
The sub band co-efficients are then grouped into
spatial orientation trees, as shown in Figure 1, which
efficiently correlate between the frequency bands. It
defines the spatial relationship on the hierarchical
pyramid.The co-efficients in each spatial orientation tree
are then coded progressively from most significant bit
planes (MSB) to least significant bit planes (LSB). The
coding starts with the co-efficient with the highest
magnitude.



O(i, j ) : set of coordinates of all offspring of
node (i,j);



D(i, j ): set of coordinates of all descendants of
the node;



H: set of coordinates of all spatial orientation
tree roots (nodes in the highest pyramid level);



L(i, j ) = D(i, j ) - O(i, j ).

These sets of co-ordinates are defined based on the
parent-offspring dependencies in the spatial orientation
tree.

Normally, most of an image’s energy is
concentrated in the low frequency components. It has
been observed that there is a spatial self-similarity
between sub bands, and the coefficients are expected to
be better magnitude-ordered if we move downward in
the pyramid following the same spatial orientation.

V. METHODOLOGY
The main flow diagram SPIHT algorithm is as
shown in Fig. 2. In this method the first step is to
perform wavelet decomposition to the loaded, input
image, which is in bit map format. The output of
wavelet decomposition is in the form of sub bands. The
sub band coefficients are partitioned based on
Hierarchical Trees. These ordered coefficients are given
as input to the encoder. The function of the encoder is to
segment the image into constituents parts or objects.
Then the sub band transform is applied with the
magnitude of the coefficients which acts as weights on
the segmented image. Each segmented frequency band
is encoded separately by the SPIHT encoding to get the
coded image. The spatial relation between the sub bands
is defined by the spatial orientation tree, which is in the
form of pyramid with 4 band split. The sub band
coefficients are given as input to the encoding stage.
The encoding process is divided in two stages:

Fig. 1: Spatial orientation tree with 2 level wavelet
decomposition
For instance, large low-activity areas are expected
to be identified in the highest levels of the pyramid, and
they are replicated in the lower levels at the same spatial
locations. A tree structure, called spatial orientation tree,
defines the spatial relationship on the hierarchical
pyramid. Fig. 1 shows how the spatial orientation tree is
defined in a pyramid constructed with four-sub band
splitting. Each node of the tree corresponds to a pixel
and is identified by the pixel coordinate. Its direct
descendants (offspring) correspond to the pixels of the
same spatial orientation in the next level of the pyramid.
The tree is defined in such a way that each node has



The sorting pass



The refinement pass

The significance information is stored in three
ordered lists called LIS, LIP and LSP i.e List of
Insignificant Sets (LIS), List of Insignificant Pixels
(LIP) and List of Significant Pixels (LSP).
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LIS contains sets of wavelet coefficients which are
defined by tree structures, and which have been found to
have magnitudes smaller than a threshold (which are
insignificant). The sets eliminate the coefficients
corresponding to the tree or all subtree roots, and have at
least four elements. LIP contains individual coefficients
that have magnitude smaller than the threshold. LSP
contain pixels found to have magnitude larger that the
threshold (are significant). In LIP and LSP, each entry
(i,j) represents individual pixels and in LIS it represents
either D(i,j) which is a type A entry or L(i,j) which is a
type B entry.
A. Process LIP:
In sorting pass, we first initialize LSP to be empty,
add coordinates to LIP and those with decedents to LIS.
Define the value of n as log2[max(c(i,j))]. For each entry
in LIP, magnitude test is carried out. If the value is
greater than threshold 2 power n, moved to LSP, else
LIP and move to next sorting pass.
Fig. 2 : Basic flowchart of SPIHT Algorithm

B. Process LIS:

VI. RESULTS OBTAINED

The list of insignificant sets is taken into
consideration. The entry may be of type A or type B. the
seta are evaluated in such a way that if it is found to be
significant, it is removed from the list and partitioned.
The new subsets with more than 1 element are added
back to LIS while the single coordinate sets are added to
LIP or LSP depending on the output of magnitude test.
Now for each entry in the significant pixel list(LSP), the
nth most significant bit of the coordinate is taken as
output. The value of n is decremented by 1 and sorting
pass is done again. At end of the encoding process, all
the significant pixels are in the LSP and the pixels in the
LIP are discarded, the LIS is empty. In the refinement
pass, the n-th bit of all LSP members found significant
at thresholds greater than 2n is taken as the output.

The algorithm is implemented on test image, Lena
which is a grey scale image of bit depth 8 and a size of
512 x 512. Fig. 3 shows the reconstructed output images
for different bit rates.

In the proposed code, the arithmetic coding which
is done after the refinement pass is removed to reduce
the computational complexity. To compensate the
coding efficiency, we increase the levels of
decomposition which in turn increases the number of
sorting passes in the algorithm. The entries in the LSP
are given as input to the decoder. The decoder algorithm
does the exact opposite procedure of the encoding
algorithm, using the same three lists. The decoder
receives the largest msb level that the encoder finds and
outputs it first. The decoder does an additional job of
reconstructing the image using wavelet reconstruction
filters. The PSNR value is calculated and compared with
the values of original SPIHT algorithm.

Fig. 3: Reconstructed lena images for different bit rates
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The original input image is of 8bpp and has a file
size 214 Kb. With a bit rate of 0.2 bpp the reconstructed
image has a PSNR value of 35.25 db. The PSNR values
are calculated using the error metrics explained in
section II. This image has percentage compression of
97.5%. Similarly, for bit rates of 0.4, 0.6 and 0.8 bpp,
the PSNR values obtained are 35.48 db, 37.38 db and
38.71 db. The percentage compressions obtained are
95%, 92.5% and 90% respectively.
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Abstract - The existing algorithms used for converting document images present are very expensive. In this paper, a cost-effective
tool is introduced. Optical Character Recognition is the process of automatic conversion of machine-printed text into computer
processable codes. In our project we are emphasizing on extracting uppercase, lowercase letters and numerals from document images
using segmentation and feature extraction in Matlab image processing tool box. The proposed method can extract characters from
document image (which may be scanned or camera captured) of any font size, colour, space and can be rewritten in an editable
window like Notepad, WordPad where the characters can even be edited; thus, improving accuracy and hence, saves time.
Keywords- Document image analysis; optical character recognition; segmentation; classification.

I.

This paper aims at performing character extraction,
recognition and interpretation of character from
document images. The result is then exported to spread
sheets where it can even be edited.

INTRODUCTION

To replicate the human functions by machines,
making the machine able to perform tasks like reading is
an ancient dream. In the past few decades, however, in
spite of this it is unclear whether the computer has
decreased or increased the amount of paper. The
objective of document image analysis is to recognize the
text and graphic components in images and extract the
intended information as human would. Some tasks are
recognizing the text by OCR is determining the skew,
columns, text lines and words. Character extraction is
the extraction of character from document images and
analysis of the same. It is one of the key tasks in
document image analysis and subtask of page
segmentation. It involves Segmentation, Feature
Extraction and Classification. Extraction of characters
from documents in which character is embedded in
complex coloured document image is a very challenging
problem.

There are a lot of potential uses of character
extraction in Banking, Healthcare. Character extraction
from images finds many useful applications in document
processing, analysis of technical papers with tables,
maps, charts, and electric circuits, identification of parts
in industrial automation, and content-based image/video
retrieval from image/video databases, educational and
training video and TV programs such as news contain
mixed text-picture-graphics regions. The other
applications include document retrieval, camera based
document analysis etc.
Rest of the paper is organised as follows: section II
deals with the basics of document image analysis,
section III describes the implementation, section IV
deals with flow diagram followed by methodology in
section V, section VI comprises of results obtained,
future prospects are discussed in section VII and finally
conclusion of the paper is presented in section VIII.

Character extraction is done in order to speed up the
data entry. One of the main reasons for employing this
method is the reduction in the manual data entry errors.
The current automatic data retrieval system prevailing in
the market uses indirect method of reading data from the
document. For e.g. Watermark based system to read
confidential data and bar code system to read the price
of goods in the retail commercial outlets. A system of
direct reading of text from documents is introduced here
which can replace the existing technology.

II. DOCUMENT IMAGE ANALYSIS
DIA is the theory and practice of recovering the
symbol structures of digital images scanned from paper
or produced by computer. Studying the content and
structure of the documents, identifying and naming the
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components of some class of documents, specifying
their interrelationships and naming their properties is
known as document image analysis. Document analysis
systems will become increasingly more evident in the
form of everyday document systems. Data capture of
documents by optical scanning or by digital video yields
a file of picture elements, or pixels that is the raw input
to document analysis. The first step in document
analysis is to perform processing on this image to
prepare it for further analysis. Such processing includes
thresholding to reduce a gray-scale or color image to a
binary image, reduction of noise to reduce extraneous
data, subsequent detection of pertinent features and
objects of interest. Document image analysis and
recognition (DIAR) is a research field that has its roots
in the first Optical Character Recognition (OCR)
systems.

Character Recognition (OCR) is to classify optical
patterns (often contained in a digital image)
corresponding to alphanumeric or other characters. The
process of OCR involves several steps namely
segmentation, feature extraction and classification
Segmentation is the process of partitioning a digital
image into multiple segments. Segmentation is divided
into two levels. In the first level, text and graphics are
separated and are sent for subsequent processing. In the
second level; the rows, columns, paragraphs and words
are recognized. Segmentation is of two types, namely
implicit segmentation and explicit segmentation. In
implicit segmentation words are recognized and in
explicit segmentation individual characters are
recognized. Explicit segmentation is employed.
The attributes of the image are recovered in feature
extraction stage. The number of lines, line spacing and
number of crossings are noted here. Classification is the
process of defining undefined objects. There are two
approaches to Classification namely, Statistical
Classification and Structural Classification. In Statistical
Classification approach, character image patterns are
represented by points. In Structural Classification
approach, strokes, cross points, end points, cross points
are noted. Structural Classification approach is adopted.

The objective of document image analysis is to
recognize the text and graphics components in images of
documents, and to extract the intended information as a
human would. Two categories of document image
analysis can be defined. Textual processing deals with
the text components of a document image. Some tasks
here are determining the skew (any tilt at which the
document may have been scanned into the computer),
finding columns, paragraphs, text lines, and words, and
finally recognizing the text (and possibly its attributes
such as size, font etc.) by optical character recognition
(OCR). Graphics processing deals with the non-textual
line and symbol components that make up line
diagrams, delimiting straight lines between text sections,
company logos etc. Pictures are a third major
component of documents, but except for recognizing
their location on a page, further analysis of these is
usually the task of other image processing and machine
vision techniques.

III. IMPLEMENTATION
Character extraction is mainly done to ease the
process of machine reading. Detection of character from
documents in which text is embedded in complex
coloured document images is a very challenging task
[16]. It involves segmentation, feature extraction,
classification, recognition and interpretation of the
character. Execution is divided into two main stages
namely training and testing as shown in figure 1.
Training data is the data which is used to create the
database and test data is the input image under
consideration. These images are made to undergo
following steps:

There are two main types of analysis that are
applied to text in documents. One is optical character
recognition (OCR) to derive the meaning of the
characters and words from their bit-mapped images, and
the other is page-layout analysis to determine the
formatting of the text, and from that to derive meaning
associated with the positional and functional blocks
(titles, subtitles, bodies of text, footnotes etc) in which
the text is located. Depending on the arrangement of
these text blocks, a page of text may be a title page of a
paper, a table of contents of a journal, a business form,
or the face of a mail piece. OCR and page layout
analysis may be performed separately, or the results
from one analysis may be used to aid or correct the
other.

A. Pre-processing:
A scanned document image is considered as input
and it is converted from RGB to binary in preprocessing stage, the process is known as binarization
and background is removed. The image resulting from
the scanning process may contain a certain amount of
noise and hence, pre-processing is required.
B. Feature extraction:
The relevant information about the characters is
extracted from the pre-processed image in feature
extraction and is partitioned into multiple segments in
segmentation for subsequent process. Errors in the
segmentation process may also result in confusion
between text and graphics or between texts and noise.

OCR deals with automatic conversion of scanned
images of machine printed or handwritten documents
into computer processable codes. The goal of Optical
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extracted individual character is resized to the
dimensions of the sample image. Then they are
compared with those in the database. Based on the
matched features, the identified characters are formatted
and displayed in an editable window.

C. Classification:
These features are then interpreted and classified
accordingly in classification. Structural classification
approach is adopted here. Incorrect classification may
also be due to poor design of the classifier.
D. Database Creation:
The images of uppercase letters A to Z and
lowercase letters a to z, numerals 0 to 9 are recorded and
they are called sample images. They are resized to the
dimensions of the extracted characters, recognised and
assigned a label depending upon its features.

Fig. 1 : Block diagram of Proposed method

Fig. 2: Flow chart for Character Extraction

The extracted features are then stored in database
for further processing. In identification stage, features of
the extracted characters are compared with those in the
database. Based on the matched features, the characters
are recognised after which the character is interpreted
depending on the label assigned previously. After
interpretation, the identified text is formatted and
displayed in an editable window like notepad.

V. METHODOLOGY
In this paper the scanned/camera-captured
document image is considered as the input. The
document image may consist of upper case, lower case
letters and numerals.
First step is to read the input image which in this
case is the scanned or camera captured. The scanned
copy is loaded into the system as the input. This is a
colour image in RGB format. Then the image is
converted from RGB to binary in the pre-processing
stage. The process is called as binarization and then the
background is removed. Two fundamental functions
namely line crop and letter crop are followed by feature
extraction and segmentation stage. For analyzing lines,
to treat it as start of the line it checks for continuous
array of white pixels and if there are dark pixels it will
consider as end of line. This procedure is continued till
the last line of the image is displayed. In letter crop
function, each character is cropped from the individual
line, resized to the required dimensions and is displayed.
This process is continued till the last character of the
first line is displayed. This course of action is applied to
the remaining lines of the input image. After letter crop,
the extracted characters are compared with those in the
database, if they are found matching; the character is

IV. FLOW DIAGRAM
The input document image is read and is converted
from RGB to binary in the pre-processing stage. The
process is called as binarization and then the
background is removed. The input image may contain
objects lesser than 15 pixels or irregular or
discontinuous characters which are considered as noise
and are eliminated. The most important reason to
remove noise is the extraneous features otherwise may
cause subsequent errors during recognition.
Then the relevant information about the characters
is extracted from pre-processed image in Feature
extraction and is partitioned into multiple segments in
Segmentation and is sent for ensuing processing. Two
fundamental functions namely line crop and letter crop
are used for character extraction. These features are then
interpreted and classified accordingly. Then the
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interpreted, formatted and displayed. If not matching,
the maximum matched character is displayed.

Output:
CRYPTOGRAPHY AND

VI. RESULTS AND DISCUSSION

NETWORK SECURITY

In this paper the scanned/camera-captured
document image is considered as the input. The colour
image in RGB format is converted to binary image using
binarization. Considering figure 3.a. and figure 4.a. as
the input image, the binary images are shown in figure
3.b. and figure 4.b.

PRINCIPLES AND PRACTICES
FOURTH EDITION
B. Second Result

A. First Result

Fig. 4.a : Input image

Fig. 3.a : Input image

Fig. 4.b : Binary image


Result obtained:
AA B9 CC D0 FE FFGG HH 9P

Fig. 3.b : Binary image

11 KK LL MM NN 00 PP 00 RP

 Result obtained:

SS TT UU VV WW XX YV ZZ

CRYPTOGRAPHY AND

T234567S90 6 C C C Y

NETORK SECURATY

1Z34567890 1234567890

PWOPLE5 AND PRACT4CES

1Z3456789O 1334567890

FOURTH EDSTSON
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123456789O 123456789O

JJ KK LL MM NN 00 PP QQ RR

the recognition of individual characters. The frontiers of
research within character recognition have now moved
towards the recognition of cursive script that is
handwritten connected or calligraphic characters.
Promising techniques within this area, deal with the
recognition of entire words instead of individual
characters.

SS TT UU VV WW XX YV ZZ

VIII. CONCLUSION

1234BB789D Q234BB7B9O


Output:
AA BB CC DD EE FF GG HH II

1234567S90 $ ¢ € £ ¥

The method adopted can read the text from
scanned document images as well as camera captured
images of all major image file formats such as jpg, bmp,
gif, tif and png in any font size, s, intensity, space and
color and display it in an editable window like Notepad,
WordPad, MS Word with good accuracy.

1234567890 1234567890
1234567890 1334567890
1234567890 1234567890
1234567890 1234567890
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VII. FUTURE WORK
Direct reading of text from binary image or colour
image is a challenging task because of the complex
background or degradations introduced during the
scanning of a paper document. In this paper a simple
solution to this problem based on optical character
recognition is presented. This algorithm gives promising
results that have been obtained on a number of images
in which almost all characters lines are retrieved. It also
gives 90 percent accuracy for all printed characters. In
the future, the proposed work can be enhanced by
increasing the database to contain alphabets, numbers of
any font style which even includes different handwritten
styles. However the one disadvantage of having both
numbers and alphabets in the database is the possibility
of misinterpretation of digits having similar features like
‘0’ and ‘O’, ‘1’ and ‘l’ and the like.
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Abstract - Serial-serial hybrid multiplier is proposed for applications with high data sampling rate (≥ 4 GHz).Our proposed technique
effectively forms the entire partial product matrix in just n sampling cycles for an n×n multiplication instead of at least 2n cycles in
the conventionalSerial-serial multipliers.It achieves a high bit sampling rate by replacing conventional full adders and 5:3 counters
with asynchronous 1’s counters so that the critical path is limited to only an AND gate and a D flip-flop . The use of 1’s counter to
column compress the partial products preliminarily reduces the height of the partial product matrix from ton to [log 2 𝑛] +
1, resulting in a significant complexity reduction of the resultant adder tree. The proposed hybrid column compressed multiplier
consists of a serial-serial data accumulation unit and a parallel carry save adder (CSA) array that occupies approximately 35% and
58% less silicon area than the full CSA array multiplier with operands of word length 32× 32 and 64× 64, respectively.Simulation
results based on 90-nm seven metal single poly CMOS process technology shows that our 64 ×64 multiplier dissipates 39% less
average power at a sampling rate of 4 GHz, and has only 11% additional delay penalty to complete a multiplication compared to the
conventional fully parallel CSA array multiplier.
Keywords - Binary multiplication, Serial accumulator, Serial-serial multiplier.

I.

Therefore reduction of PPs before CSA is needed.
This can be achieved by Modified Booth algorithm to
reduce the height of the PP matrix [2]. Another
approach is to use high order column compressors
instead of full adders (FAs) to increase the PP reduction
ratio of the CSA stage [3], [4]. The drawback is that
Modified Booth encoder adds both area and delay
overheads to the simple partial product generation
process, and higher order compressors are slower and
consume more power than the full adders. Hence a
hybrid combination of both techniques is often
considered.

INTRODUCTION

MULTIPLIERS are the fundamental and essential
building blocks of VLSI systems.Area, speed and power
consumption are major concerns in design and
implementation of multipliers. LOW POWER AND
HIGH SPEED multiplier circuits are highly demanded
due to issues concerning reliability and portability. But
it is not always possible to achieve both criteria
simultaneously. Therefore, a good multiplier design
requires some tradeoff between speed and power
consumption. So,to optimize the area, delay and power
consumption ofarithmetic computations in battery
powered VLSI circuits we explore alternative
architectural concepts for the design of digital
multipliers.

II. EXISTING SERIAL MULTIPLIERS
Serial multipliers are popular for their low area and
power[5] and are more suitable for bit-serial signal
processing applications with I/O constraints and on-chip
serial-link bus architectures.They are broadly classified
into two categories, namely serial-serial and serialparallel multiplier.Lyon [6] proposed a bit-serial input
output multiplier in 1976 which features high
throughput at the expense of truncated output. The
rudimentary cell consists of a 5:3 counter and some
DFFs.

Hardware implementation of a multiplication
operation consists of three stages, specifically the
generation of partial products (PPs), the reduction of
PPs and the final carry-propagation addition [1].The
partial products can be generated either in parallel or
serially, depending on the target application and the
availability of input data. The partial products are
generally reduced by carry-save adders (CSAs).Carry
propagation addition is done by a simple ripple carry
adder (RCA) for low power or a carry look-ahead adder
(CLA) for high speed [1]. As the height of PP tree
increases linearly with the wordlength of the multiplier,
its area, delay and power dissipation increase.

The 1-bit slice of a typical serial-serial multiplier,
called a bit-cell (BC), is excerpted from [7] and shown
in Figure 1.n Such cells are interconnected to produce
the output Pin a bit-serial manner for an n×nserial-serial
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multiplier. The operand bitsxiandyi are loaded serially in
each cycle and added with the far carry (cin) , local carry
(cl) , and the partial sum (pin) in the 5:3 counter. The
cascaded cells form a shift register chain with routof one
cell connected to therin of the next cell. The addition of
the symmetric partial product bits (i.e.,xiyjandxjyi ) is
serially enabled by pulling first bit (FB) signal low after
the first cycle. The partial sum is shifted out serially
through another shift registerchain formed by the
cascaded pin to poutconnection. The registers are cleared
by activating last bit (LB) before the start of a new
multiplication.

III. PROPOSED SERIAL ACCUMULATOR
Accumulation is an integral part of serial multiplier
design. A typical accumulator is simply an adder that
successively adds the current input with the value stored
in its internal register. Generally, the adder can be a
simple RCA but the speed of accumulation is limited by
the carry propagation chain.

Fig.1 : Bit serial multiplier and its basic bit-cell (BC)
To reduce the number of computational cycles
from2n tonin an n×nserial multiplier, several serialparallel multipliers have been developed over the years
[8]. Most of them are based on a carry save add shift
(CSAS) structure. Figure. 2 shows the unsigned and 2’s
complement serial-parallel multiplier based on the
CSAS structure. It can be observed that the critical path
consists of an FA, a DFF, and an AND gate forthe
unsigned multiplier in Figure. 2(a) and an extra XOR
gate for the 2’s complement multiplier in Figure. 2(b).
Gnanasekaran [9] proposed a fast CSAS multiplier
capable of producing 2n–bit output inn clock cycles at
the expense of an extra RCA.

Fig. 3 : Dependency graph of the proposed accumulator
for 7 8-bit operands.
The accumulation can be speed up by using a CSA
with two registers to store the intermediate sum and
carry vectors, but a more complex fast vector merged
adder is needed to add the final outputs of these
registers. In either case, the basic functional unit is an
FA cell. A new approach to serial accumulation of data
by using ASYNCHRONOUS COUNTERS is suggested
here which essentially count the number of 1’s in
respective input sequences (columns). A rudimentary
version of our proposed serial accumulator was first
introduced in [10].
An accumulation of n integers x(i) for i= 0,1,……,n
--1can be mathematically expressed as

For ease of exposition, let x(i) be an unsigned integer
represented by m binary weighted bits. Hence, (1) can
be rewritten as
Fig. 2 : CSAS serial-parallel multipliers. (a)unsigned
CSAS (b) 2’s complement CSAS.
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clock. The final outputs of thecounters need to be
further reduced to only two rows of partial products by a
CSA tree, such as aWallace’s or Dadda’s tree [1]. A
carry propagate adder is then used to obtain the final
sum.

Where is xj(i)𝜀{0,1} is the jth bit of the ith operand
and is associated with a positional weight 2j . By
changing the order of accumulation of n andm, (2)
becomes

In Fig. 4, the counters C are used to count the
number of 1’s in a column. Each of them is a simple
DFF-based ripple counter. The clock is provided to the
first DFF and all the other DFFs are triggered by the
preceding DFF outputs. A typical 3-bit 1’s counter is
shown in Fig. 5. The clock input is synchronized withthe
input data rate and thus the operands can be
accumulated with a high frequency defined by the setup
time and propagation delay of a DFF. Moreover, the
counters change states only when the input is “1,” which
leads to low switching power. This simpleand efficient
bit accumulation technique is used to design the
proposed serial-serial multiplier.

𝑗
The inner-summation of (3),∑𝑛−1
𝑖=0 𝑥𝑗 (𝑖). 2 , represents
the sum of all the 1’s presented in the jth column and it
can easilybe accomplished by a simple serial 1’s counter
of width h=[log 2 𝑛]+1. Thus, an m-bit accumulator can
be realized with msuch dedicated counters to
concurrently accumulate the 1’s in each bit position. The
dependency graph (DG) of such a scheme with m=8and
n=7 is shown in Fig. 3. The nodes in the DG perform
y′=y+xj(i) , which is equivalent to an increment of
yifxj(i)=1.

IV. PROPOSED SERIAL-SERIAL MULTIPLIER
This section proposes a new technique of
generating the individual row of partial products by
considering two serial inputs, one starting from the LSB
and the other from MSB. Using this feeding sequence
and the proposed counter-based accumulation technique
presented in Section III, it takes only n cycles
tocomplete the entire partial product generation and
accumulation process for an n×n multiplication. The
theoretical underpinning of this design is elaborated as
follows.
Fig. 4 : Architecture of an accumulator with m=8 and
n =7

Fig. 5 : Hardware architecture of a 3-bit 1’s counter.
The architecture of the accumulator corresponding
to Fig. 3 is shown in Fig. 4. The bits of the input
operands are serially fed into their corresponding
counters from column 0 (right-most in Fig. 3) to column
7. These counters execute independently and
concurrently. In each cycle of accumulation, a new
operand is loaded and the counters corresponding to the
columns that have a 1 input are incremented. The
counters can be clocked at high frequency and all the
operands will be accumulated at the end of the nth

Fig. 6 : Partial product generation schemes for an 8 ×8
serial-serial multiplication: (a) Conventional and (b)
proposed.
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can be generated. Consequently, P can be obtained in n
cycles.
Fig. 6 illustrates the PP generation of an 8× 8
multiplier for two unsigned numbers X and Y . Fig. 6(a)
shows the conventional partial product formation and
Fig. 6(b) shows the generation sequence of the PPs
according to (6)
The complete architecture of the proposed counterbased serial-serial multiplier (8× 8) is shown in Fig. 7.

Fig. 7 : Proposed architecture for 8 ×8 serial-serial
unsigned multiplication
The product P of two n-bit unsigned binary
numbers XandY can be expressed as

Fig. 8 : Snapshot of the output sequence of the proposed
multiplier (without actual timing).
The output sequence of a 16×16 multiplication is
depicted in Fig. 8 without the complication of the actual
timing. The detailed performance and timing analysis
will be discussed in Section V.

Where xi and yi are the ith and jth bits of X and Y ,
respectively, with bit 0 being the LSB. By reversing the
sequence of index i of (4)

V. PERFORMANCE
COMPARISON
IMPLEMENTATION RESULTS

AND

Comparison With Serial-Serial Multipliers
In our proposed technique, n2PP bits are formed and
accumulatedby the 1’s counters in justn cycles to reduce
the heightof the CSA tree logarithmically from nto
[log 2 𝑛] + 1 . The serialoperands are input at a high
frequency as the critical pathof the input stage consists
of only an AND gate and a DFF. Thecritical path for the
2’s complement multiplier remains the same,which is in
contrary
to
most
CSAS
2’s
complement
multiplierswhere an extra XOR gate delay is required in
the critical path.

By decomposing and rearranging (5)

Where

For the proposed structures, the clock period,Tclock1 ,
is determinedby the delay of a three-input AND
gate(TAND3) and a DFF(TDFF)

By appropriately sequencing the input bits of X and
Y into a shift register, one PP(PPr) in each cycle(Cycler)
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is possible to generate all the rows serially in just cycles
for an multiplication. Employing counters to count the
number of 1’s in each column allows the partial product
bits to be generated on-the-fly and partially accumulated
in place with a critical path delay of only an AND gate
and a DFF. The counter-based accumulation reduces the
PP height logarithmically and makes it possible to
achieve an effective reduction rate of using an FA-based
CSA tree. The post-layout simulation results show that
the serial input can be sampled at a rate as high as 4.54
GHz.
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In this paper, a new method for computing serialserial multiplication is introduced by using low
complexity asynchronous counters. By exploiting the
relationship among the bits of a partial product matrix, it
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Abstract - This paper presents a modified C-dump converter for permanent magnetic synchronous (PMSM) machine used in the
flywheel energy storage system. The converter can realize the energy bidirectional flowing and has the capability to recover the
energy extracted from the turnoff phase of the PMSM machine. The principle of operation, modeling, and control strategy of the
system has been investigated in the paper. Simulation and experimental results of the proposed system are also presented and
discussed.
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I.

The modified converter has two working modes:
the FESS charging mode and the FESS discharging
mode. In the FESS charging mode, the source supplies
energy to the flywheel, therefore𝑆1 is on and𝑆2 is off. In
this mode, thehalf-bridge converter works in the motor
operation. 𝑇𝑎 , 𝑇𝑏 , and are operated with the duration of
120 electrical degrees.

INTRODUCTION

The flywheel energy storage system (FESS) is an
attractive option for temporary energy storage in high
power utility applications and hybrid electric systems
[1], [2]. The permanent magnet synchronous machine
(PMSM) is one of the suitable motors for the FESS [3].
The common half-bridge topology for high-speed
PMSM is shown in Fig. 1. It includes a buck chopper
and a half-bridge converter. Compared with the fullbridge converter, the half bridge converter has half the
number of switches and avoids the short circuit across
the phase leg in the full-bridge converter.
However, this half-bridge topology has two
disadvantages for the FESS: 1) the energy unidirectional
flow, and 2) the energy of the turnoff phase is consumed
on the resistance which means the waste of energy. In
order to overcome these drawbacks, a modified C-dump
converter for high-speed PMSM used in the FESS is
presented in this paper. The principle of operation and
the analysis of the proposed converter are developed.

Fig.1 : Common half-bridge topology for high-speed PMSM.

II. STRUCTURE AND PRINCIPLE
Fig. 2 shows the modified C-dump converter for
PMSM used in the FESS. The proposed converter
includes a half-bridge converter (switches𝑇𝑎 , 𝑇𝑏, 𝑇𝑐 ), an
energy recovery chopper (switch𝑇𝑟 ; diodes𝐷1 , 𝐷2 , 𝐷3 , 𝐷𝑟
; inductance𝐿𝑟 and capacitor𝐶𝑜 ), a bidirectional DC–DC
converter
(switches𝑇1, 𝑇2 ;
inductance𝐿2
and
capacitor𝐶3 ), and a DC filter (Inductance 𝐿1 and
capacitors𝐶1 , 𝐶2 ).𝑈1 stands for the source and 𝑅stands
for the load.

Fig.2 : Modified C-dump converter for the FESS.
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and form a diode rectifier. With the speed of flywheel
decreasing, the output voltage drops. In order to keep
the output voltage stable, the bidirectional DC–DC
converter works in boost operation mode (𝑇2 works in
PWMoperationmode and𝑇1 is off). Fig. 4 illustrates the
modified converter for the FESS working in the
discharging mode.
III. MODELING AND CONTROL STRATEGY
The modeling and analysis of the proposed
converter are presented in this part.

Fig. 3.Modified converter working in the charging mode
𝑇𝑟 works in the pulse width modulation (PWM)
operation mode and recovers the energy of the turnoff
phase to the source [4].The bidirectional DC–DC
converter works in buck operation mode (𝑇1 works in
PWM operation mode and𝑇2 is off.) to control the motor
speed. Fig. 3 illustrates the modified converter for the
FESS working in the charging mode. In the FESS
discharging mode, the PMSM (with flywheel) acts as a
generator to discharge the kinetic energy of the flywheel
into the load, therefore𝑆1 is off and𝑆2 is on. In this

A. Dynamic Model
Four distinct modes of operation can be identified
for the proposed converter in the charging mode. The
equivalent circuits of the converter in its switching
operation are shown in Fig. 5. The voltage drop of the
switch and the diode, the resistance of the inductance,
and the mutual inductance of the motor phases are
ignored.𝑇𝑠 considers as𝑇𝑎 , or𝑇𝑏 , or 𝑇𝑐 𝑉𝑑𝑐 is the bus
voltage(voltage of the capacitor𝐶3 ), 𝑒𝑠 is the backelectromotive force(back-EMF) of the motor,𝑅𝑠 is the
motor phase resistance,𝐿𝑠is the motor phase
inductance,𝑖𝑠 is the motor phase current,𝑉𝑐𝑜 is the
capacitor𝐶𝑜 voltage, 𝑉𝑖𝑛 is the source input
voltage(voltage of the capacitor𝐶1 ),𝐿𝑟 is the energy
recovery circuit inductance,𝑖𝑟 is the current of the
energy recovery inductance𝐿𝑟 , and𝑘𝑜 is the buck factor.
1) 𝑇𝑠 on, 𝑇𝑟 on
𝑉𝑑𝑐 = 𝐿𝑠

=
Fig. 4 : Modified converter working in the discharging mode.

𝑑𝑖𝑠
𝑑𝑡

+ 𝑒𝑠 + 𝑅𝑠 𝑖𝑠

𝑉𝑖𝑛 = 𝑉𝑐𝑜 − 𝐿𝑟
𝐶𝑜

𝑑𝑉𝑐𝑜
𝑑𝑡

= −𝑖𝑟

𝑉𝑑𝑐 = 𝑘𝑜 𝑉𝑖𝑛

Fig. 5 : The equivalent circuits of the converter in its
switching operation. (a) 𝑇𝑠 on,𝑇𝑟 on; (b)𝑇𝑠 on,𝑇𝑟 off; (c)
𝑇𝑠 off,𝑇𝑟 on; (d) 𝑇𝑠 off, 𝑇𝑟 off.

𝑑𝑖𝑟
𝑑𝑡

(1)
(2)
(3)
(4)

Fig. 6. Control structure of the converter in the charging mode.

mode, the half-bridge converter acts as a diode rectifier
to convert the high-frequency AC to the DC. are all off

2)\ 𝑇𝑠 on, 𝑇𝑟 off
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𝑑𝑖𝑠

𝑉𝑑𝑐 = 𝐿𝑠

𝑑𝑡

𝑉𝑖𝑛 = −𝐿𝑟

+ 𝑒𝑠 + 𝑅𝑠 𝑖𝑠 (5)

𝑑𝑖𝑟

(if𝑖𝑟 > 0 )

𝑑𝑡

𝑉𝑐𝑜 =constant

RATINGS AND PARAMETERS OF PMSM
(6)
(7)

𝑉𝑑𝑐 = 𝑘𝑜 𝑉𝑖𝑛

(8)

3) 𝑇𝑠 off, 𝑇𝑟 on
𝑉𝑑𝑐 = 𝐿𝑠

𝑑𝑖𝑠

+ 𝑒𝑠 + 𝑅𝑠 𝑖𝑠 + 𝑉𝑐𝑜

𝑑𝑡

𝑉𝑖𝑛 = 𝑉𝑐𝑜 − 𝐿𝑟
𝐶𝑜

𝑑𝑉𝑐𝑜
𝑑𝑡

Obtained from (1). The power extracted from the
turnoff phase is

𝑑𝑖𝑟
𝑑𝑡

= 𝑖𝑠 − 𝑖𝑟

𝑉𝑑𝑐 = 𝑘𝑜 𝑉𝑖𝑛

𝑉𝑑𝑐 = 𝐿𝑠

𝑑𝑡

𝑉𝑖𝑛 = −𝐿𝑟
𝐶𝑜

𝑑𝑉𝑐𝑜
𝑑𝑡

= 𝑖𝑠

𝑃𝐿𝑠 =

(10)

1
2

1

3

2
2
𝐿𝑠 𝑖𝑠𝑚𝑎𝑥
= 𝐿𝑠 𝑖𝑠𝑚𝑎𝑥
𝑇

2

𝑛𝑝

60

(18)

(11)
(12)

2) Energy recovery capacitor𝐶𝑜 :

+ 𝑒𝑠 + 𝑅𝑠 𝑖𝑠 + 𝑉𝑐𝑜

𝑑𝑖𝑟
𝑑𝑡

(if𝑖𝑟 > 0 )

(13)

𝑊𝐿𝑠 =

(14)

1

𝐿 𝑖2
2 𝑠 𝑠𝑚𝑎𝑥

(15)

1
2

𝐶𝑜 [(𝑉𝑐𝑜 + ∆𝑉𝑐𝑜 )2 − 𝑉𝑐𝑜2 ]

(19)

2
𝐿𝑠 𝑖𝑠𝑚𝑎𝑥

(𝑉𝑐𝑜 + ∆𝑉𝑐𝑜 )2 − 𝑉𝑐𝑜 2

Where∆𝑉𝑐𝑜 is the voltage variation of the
capacitor. Thevoltage𝑉𝑐𝑜 should be higher than
𝑉𝑑𝑐 + 𝑒𝑠 .

(16)

3) Energy Recovery Inductance:

According to energy conservation, the energy
recovered to source can be described

1) Energy Extracted From the Turnoff Phase:

As

The system works in steady state and the switching
loss is ignored. The energy extracted from the turnoff
phase can be described as
2
𝐿𝑠 𝑖𝑠𝑚𝑎𝑥

=

𝐶𝑜 =

The main parameters of the proposed converter are
derived as follows.

2

=3×

Where 𝑛 is the speed of the motor and is the pairs of
poles.

B. Design of the Main Parameter

1

𝑡

Therefore

𝑉𝑑𝑐 = 𝑘𝑜 𝑉𝑖𝑛

𝑊𝐿𝑆 =

𝑊𝐿𝑠

The energy extracted from the turnoff phase is
delivered to the energy recovery capacitor.

4) 𝑇𝑠 off,𝑇𝑟 off
𝑑𝑖𝑠

(9)

1
2

(17)

1

2
𝐿𝑠 𝑖𝑠𝑚𝑎𝑥
= 𝐶𝑜 [(𝑈𝑐 + ∆𝑈𝑐 )2 − 𝑈𝑐 2 ]
2

1

2
= 𝐿𝑟 𝑖𝑟𝑀𝐴𝑋
−
2

1
2

2
𝐿𝑟 𝑖𝑟𝑀𝐼𝑁

(21)

Where𝑖𝑟𝑀𝐴𝑋 (𝑖𝑟𝑀𝑖𝑛 ) is the maximum (minimum)
current of the inductance𝐿𝑟 . In order to keep the energy
recovery fast, the 𝐿𝑟 should not be too large. Therefore,
it is better for the 𝐿𝑟 to working discontinuous
conduction mode 𝑖𝑟𝑀𝐼𝑁 =0

Where is the energy extracted from the turnoff phase. is
the motor phase current in commutation moment; it can
be

1

TABLE 1

2

2
𝐿𝑠 𝑖𝑠𝑀𝑎𝑥
=

1

𝐿 𝑖2
2 𝑟 𝑟𝑀𝐴𝑋

(22)
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𝐿𝑟 =

2
𝐿𝑠 𝑖𝑟𝑀𝐴𝑋

(23)

2
𝑖𝑟𝑀𝐴𝑋

C. Control Strategy
The control structure of the modified converter
working in the charging mode is shown in Fig. 6. It s
includes the motor speed control and the recovery
capacitor voltage control. The motor speed control
includes double loops: the inner current loop and the
outer speed loop. The commutation of phases is decided
based on the output of three Hall effect sensors. The
motor phases are protected against over current .The
proportional–integral (PI) control combined with the
hysteresis control is used in capacitor Co voltage control.
Itis recommended for the converter due to its small
voltagefluctuation of the energy recovery capacitor and
current ripple of the motor.

Fig.8. Simulation results of the converter working in the
discharging mode. (a) Current of inductance 𝐿2 . (b)
Output voltage of the converter. (c) Outputvoltage of the
PMSM rectified by the diode rectifier.
A. Simulation Results
Fig. 7 shows the simulation results of the proposed
converter working in the charging mode. At this range,
the peak value of the phase current is about 21 A, as
shown in Fig. 7(d).Fig. 7(a) shows the recovery current
which is limited to a peak value of 9 A. Fig. 7(b) shows
the voltage of energy recovery capacitor which stays
around 210 V, and increases to 213 V during
commutation when the capacitor starts to discharge into
the source. Fig. 7(c) shows the voltage (𝑉𝑑𝑠 ) betweenthe
drain and the source of the metal–oxide–semiconductor
field-effect transistor (MOSFET), which equals to the
phase terminal voltage plus the bus voltage ( 𝑉𝑑𝑐 ).

IV. SIMULATION AND EXPERIMENT
To verify the performance of the proposed
converter, simulations and experimental tests have been
performed. The ratings and parameters of the PMSM are
presented in Table I. Parameters of the converter are
shown in Table II.
TABLE II
PARAMETERS OF THE CONVERTER

Fig. 8 shows the simulation results of the proposed
converter working in the discharging mode. Fig. 8(a)
shows the current of inductance 𝐿2 .Fig. 8(b) shows the
output voltage of the converter (voltage of the
capacitor𝐶1 ) which stays around 100 V

Fig.7. Simulation results of the converter working in the
charging mode. a) Recovery current. (b) Voltage of the
capacitor𝐶𝑜 . (c) voltage between the drain and the
source of the MOSFET (phase A). (d) Current of the
phase A.

Fig. 9.Experimental results of the converter working in
the charging mode when the average bus current is 15.6
A. (1) Recovery current 𝑖𝑟 (50 µs/div,10 A/div). (2)
Recovery power. (3) Voltage of 𝐶0 (50 µ𝑠/div, 50
V/div).(4) Source input voltage (50 µs/div, 50 V/div).
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(5) Voltage between the drain and the source of the
MOSFET (50 sµ/div, 50 V/div).

20 V/div).(3) Voltage of the capacitor (50 µs/div, 20
V/div).
𝐶0 the voltagebetween the drain and the source of the
MOSFET. Fig. 10shows the experimental results of the
converter working in thecharging mode when the
average bus current is 8.2 A. Withthe phase current
decreasing, the recovery energy reduces. The average
recovery current is 1.48 A, and the average recovery
power is about 145.9 W.
Fig. 11 shows the experimental results of the
converter working in the discharging mode when the
output voltage of the PMSM rectified by the diode
rectifier is 70 V. Waveform“1” shows the current of
inductance𝐿2 . Waveform “2” showsthe output voltage
of the converter which is stable, about 96.2V. Waveform
“3” is the voltage of the capacitor 𝐶3 .

Fig. 10.Experimental results of the converter working in
the charging mode when the average bus current is 8.2
A. (1) Recovery current 𝑖𝑟 (50 µs/div, 10 A/div). (2)
Recovery power. (3) Voltage of 𝐶𝑜 (50 µs/div, 50 V/div).
(4) Source input voltage (50 µs/div,50 V/div). (5)
Voltage between the drain and the source of the
MOSFET (50 µs/div, 50 V/div).

V. CONCLUSION

This paper has presented a modified C-dump
converter for PMSM used in the FESS. The proposed
converter can realize the bidirectional energy flowing
and has the capability to recover the energy extracted
from the turnoff phase which is useful for the motor
driver system especially for the FESS .The principle of
operation, modeling, and control strategy of the system
has been presented. Simulation and experiment validate
the theoretical results and demonstrate the good
performance of the converter. The study indicates that
the converter is suitable for the FESS applications.

When the flywheel speed decreases, Fig . 8(c)
shows the output voltage of the PMSM rectified by the
diode rectifier (voltage of the capacitor𝐶3 ).
B. Experimental Results

Fig. 9 shows the experimental results of the
converter working in the charging mode when the
average bus current (current of the inductance𝐿2 ) is 15.6
A. Waveform “1” shows the recovery current which is
similar to what was observedin simulation. Waveform
“4” shows the source input voltage (voltage of the
capacitor𝐶1 ). Waveform “2” is the product ofwaveforms
“1” and “4” which equals to the recovery power. It is
about 387 W. Waveform “3” shows the voltage of
energy recovery capacitor𝐶0 . A small charging and
discharging actionof the capacitor can be seen from the
waveform, and the average voltage of
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Abstract - In the wireless sensor networks, the communication links between sensor nodes is important. This paper presents the
analysis on the effect of parameters of network size, number of nodes and communication ranges on the number of communication
links in the sensor network systems. The MATLAB tool is used for deployment of sensor nodes in various area fields.
Keywords - Communication Range,, Wireless Sensor networks, Network Parameters, Area.

I.

INTRODUCTION

II. SYSTEM MODEL

Sensor networks are a collection of large number of
low-cost, low-power, multifunctional, and small sensors.
a transceiver and a power source [1].Wireless sensor
networks hold the promise of many new applications in
the area of monitoring and control. Examples include
target tracking, intrusion detection, wildlife habitat
monitoring, climate control and disaster management
[2].Wireless sensor networks (WSNs) have gained
world wide attention in recent years, particularly with
the proliferation in Micro-Electro-Mechanical Systems
(MEMS) technology which has facilitated the
development of smart sensors [3].Distributed systems
with hundreds and even thousands of very small,
battery-power and, wirelessly connected sensor and
actuator nodes are becoming a reality [4].Emerging
applications for wireless sensor networks will depend on
automatic and accurate location of thousands of sensors
[5].Recent advances in wireless communications and
microelectro-mechanical systems have motivated the
development of extremely small, low-cost sensors that
possess sensing, signal processing and wireless
communication capabilities [6].Position and orientation
information of individual nodes in ad hoc networks is
useful for both service and application implementation.
Services that can be enabled by availability of position
include routing and querying [7].Network sensors-those
that coordinate amongst themselves to achieve a larger
sensing task-will revolutionize information gathering
and processing both in urban environments and in
inhospitable terrain [8].

1) Communication Range:
Within which range a number of sensors can
communicate with each other is the communication
range.
2) Area:
It is an area of field in which the sensors are deployed
randomly or with known locations.
3) Number of nodes:
It is the number of nodes deployed in a particular
area field.
4)

Number of communication links:

It is the number of communication links which can be
established among sensor nodes if they are in
communication range.
5) Distance between nodes:
It is the mathematical distance between the
randomly deployed nodes in a sensor field. It is
basically the distance between two nodes.
III. SIMULATION & EVALUATION
The simulation is done in MATLAB environment.
It requires MATLAB version 7.x and greater. It is used
for creating the network. After creating network range
of communication is put for sensors to establish
communication links.
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We have investigated how the communication links
changes as network scales in overall size. The network
size is increased from 150m x150m to 400m x400 m in
area. The numbers of nodes and communication range
are kept constant. If we compare from the graph the
communication links are maximum when area is least. It
then decreases and increases and then finally decreases
for maximum network size.

Network setup
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Sensor node
Array node communication
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B. Number of Nodes
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Fig.1 Sensor network communication links deployed
randomly within the area of 200m x200m.
The simulations are done on each network
parameters. The output of each simulation is stored into
a MATLAB .m file. The distance between nodes is
calculated by the mathematical equation:

1200
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d = sqrt ((xi-xj) ^2+ (yi-yj) ^2)

0
20

It gives the distance between two nodes i and j. The
distance between the nodes should be within
communication range to establish communication
among various sensors.
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Fig.3 Effect of number of nodes on the number of
communication links
As the number of sensor nodes increases total
number of communication links also increases. It is
maximum for 100 nodes if numbers of nodes are
increased from 20 to 100. The network size and
communication range are kept constant.

IV. RESULTS & ANALYSIS
Several network parameters affect the number of
communication links. Studying the effects of those
parameters of network size, number of nodes and
communication ranges on number of communication
link can give us variation in the number of links.

C.

Range of Communication

The range of communication is the range in which
communication establishment takes place. The distance
between nodes is within range for a possible
communication.

A. Network Size
Network Size vs. Communication link
30

Node range vs. Communication link
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Fig.2 Effect of network size on the number of
communication links
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Fig.4 Effect of ranges on the number of communication links
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The communication range is increased from 5m to
80m and so the total number of links increases. The
network size and number of nodes is kept constant. For
communication range of 80m total number of
communication is a maximum of 60.

[2]

K. Langendoen and N. Reijers, “Distributed
localization in wireless sensor networks: A
quantitative comparison”, IEEE Journal on
Computer Networks, vol. 43, pp.499-518, 2003.

[3]

J. Yick, B. Mukherjee and D. Ghosal, “Wireless
sensor network survey”, IEEE Journal on
Computer Networks, vol. 52, pp.2292-2330, Apr.
2008.

[4]

H. Shi, X. Li, Y. Shang, D. Ma, “Cramer- Rao
bound analysis of Quantized RSSI based
localization in wireless sensor networks”, IEEE
Proceedings of International Conference on
parallel and distributed systems,” (ICPAD’05),
July 2005.

[5]

N. Patwari, A.O. HeroIII, M. Perkins,N. S.
Correal, and R.J. Odca, “Relative location
estimation in wireless sensor networks”, IEEE
Transaction on Signal Processing, vol. 51, no. 8,
pp. 2137-2148, Aug 2003.

[6]

S. Bandyopadhyay, E. J. Coyle, “An energy
efficient hierarchical clustering algorithm for
wireless sensor networks,” IEEE INFOCOM
2003, pp. 1713-1723, Apr. 2003.

[7]

D.Niculescu and B. Nath, “Error characteristics
of ad hoc positioning systems (APS)”, In Proc. 5th
ACM MobiHoc, Tokyo, May 2004.

[8]

D. Estrin, R.Govindan, J. Heidemann, and S.
Kumar, Next century challenges: scalable
coordination in sensor networks, Mobi

V. CONCLUSION
Wireless sensor networks have shown a remarkable
growth with the advancements in the Micro-ElectroMechanical systems (MEMS) technology. The
deployment of small, inexpensive, low-power,
distributed sensor nodes which are capable of local
processing and wireless communication has found many
applications in the field of military, agriculture, disaster
management etc.
In this paper, we have analyzed variation of one
network parameter on the total number of
communication links keeping the other parameters
constant, which provide us insights on how to set the
controllable parameters of a sensor network for the best
possible communication.
Simulations and experiments show the relationship
between number of communication links and network
parameters of a network. For a small network size good
communication is possible as the total number of
communication links are maximum. On the contrary,
with the increase in the number of nodes and
communication ranges more number of communication
links are possible.
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Abstract - FlexRay™ protocol is emerging as the next generation automotive communication protocol which offers high data rate,
deterministic, fault tolerant, flexible in-vehicle data communication. This protocol supports both time triggered and event triggered
data communication. The network that uses FlexRay™ protocol is called FlexRay™ network. The need for FlexRay™ protocol is
the substantial demand for the high capacity in-vehicle data communication between the electronic components. In this work, we
used Infineon SoCs as FlexRay™ nodes and establish communication between multiple nodes using FlexRay™ protocol. A simple
automotive application is developed with temperature and magnetic field sensor being connected to a node and the sensor data is
being communicated over the FlexRay™ network.
Keywords - FlexRay™ Protocol; Automotive; Data communication; Multiple nodes; Infineon SoC.

I.

transmission medium (FlexRay™ Bus) interconnecting
all of the FlexRay™ nodes. FlexRay™ node is nothing
but a Electronic Control Unit (ECU) which is connected
to a FlexRay™ bus via a communication controller and
one or two bus drivers depending on the number of
channels. Communication controller is the electronic
component in a node where FlexRay™ protocol is
implemented.
Basically there are two channels
available. System designer can choose between single
channel or dual channel configuration [5].

INTRODUCTION

Modern Vehicles are becoming more and more
sophisticated, with more functions being controlled by
Electronic Control Unit (ECU).As new functions are
developed, there is not only demand on ECU, but there
is a substantial demand on Communication networks
placed in the automobile. There is also growing need for
fast and dependable networks for new safety features
such as X-by-wire applications. As the implementations
of these technologies are getting increased, the number
of Electronic Control Units (ECUs) used in automotive
systems and signals communicated between them have
been increased [1].Hence, this has led to the
development of bus-based ECU networks. To mention
few of the In-vehicle network protocols that have been
developed- Local Interconnect Network (LIN),
Controller Area Network (CAN), TTP(Time Triggered
Protocol), FlexRay™ Protocol , MOST (Media Oriented
System Transport) etc [1].

FlexRay™ protocol is a unique time-triggered
protocol [6-9], that provides options for deterministic
data that arrives in a predefined time slot as well as
CAN-like dynamic event-driven data [6-9] to handle a
large variety of frames. FlexRay™ accomplishes this
hybrid of core static frames and dynamic frames with a
communication cycle that provides a predefined space
for static and dynamic data [9]. The main physical
topologies are bus, star and ring [5]. The hybrid
topology of the mentioned basic topologies is also
possible.

II. FLEXRAY™ PROTOCOL

FlexRay™ protocol uses Time Division Multiple
Access or TDMA scheme [5]. Every FlexRay™ node is
synchronized to the same clock. Each node writes on the
bus when its turn comes. Because the timing is
consistent in a TDMA scheme, FlexRay™ is able to
guarantee the consistency of data deliver to nodes on the
network [3], [8]. Hence this helps the networks which
work on up to date information.

FlexRay™ is a scalable, flexible, high-speed,
deterministic, error-tolerant communication technology
that is designed to meet growing safety related
challenges in the automobile industry [3]. Mainly, this
technology is concentrated for data communication in
very safety critical use areas in automobile [3]. It was
originally developed by FlexRay™ Consortium [4].
A FlexRay™ communication system is made up of
a number of FlexRay™ nodes and a physical

The periodically repeating communication cycle is
composed of static segment, dynamic segment, symbol
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window and NIT (network idle time). Within the static
segment the TDMA (time division multiple access)
method is used. Payload is same for all the frames in
this segment. This segment is usually designed for the
high priority frames. Static segment is divided into static
slots where each node can transmit its frame. Static slot
is divided into macroticks and each macrotick is
further divided into microticks. The macrotick
represents the smallest granularity unit of the global
cluster time. With respect to microticks, different nodes
can have different duration [9]. Several static slots can
be assigned to one node, but each of these static slots
may be used just by one node. The dynamic segment is
intended for the non-critical messages with variable
length. Dynamic segment is divided into minislots
which are further divided into macroticks. An access to
the bus in this segment is based on the flexible TDMA.
In the symbol window, the CAS (Collision Avoidance
Symbol), MTS (Media Access Test Symbol) or WUS
(Wake Up Symbol) can be sent [10]. The WUS serves
only for wakeup of the cluster. The CAS is used by a
coldstart node (is the node, which initializes the cluster
communication. The initialization of the startup process
is called coldstart) to initiate the start-up procedure.
During the NIT of communication cycle each node can
correct its timing offsets.

IV. IMPLEMENTATION
As mentioned in the abstract, we used Infineon SoC
as an ECU (Node) which includes FlexRay™
Communication Controller (CC) and Sensor module is
as shown in the Fig.1

Fig. 1.Electronic Control Unit( Node)
Some of the specifications considered are as follows:
1.

Number of nodes in the cluster : 04

2.

Data rate :10Mbps

3.

Number of coldstart nodes:02

4.

Number of channels : 2 (coldstart nodes)
: 1 (Non-coldstart nodes )

III. APPLICATION
The automobiles like cars usually implement a
sensor network to display the characteristics of the
environment like temperature, rainfall, magnetic field
etc. The application being developed considered such a
sensor which senses the temperature and magnetic field
near it. The nodes at various places within an
automobile would be requiring characteristics of the
environment for various reasons like automatic closing
of window of the car, informing the user of the car when
a severe temperature is observed etc. To implement that
in this work, the sensor data is being communicated to
the coldstart node using FlexRay™ protocol. This is
achieved by connecting the sensor to a non-coldstart
node and the sensed data being received at the sensor
module of the non-coldstart node is transmitted to
coldstart node using FlexRay™ protocol. As an
extension of this application, one can use the sensor data
at a coldstart node to develop a real time scenario of an
automobile. Here, even though there is no master slave
concept, if we could consider the coldstart nodes as the
masters and the non-coldstart nodes as slaves, then
communicating the sensor data from the non-coldstart
node to the coldstart node exhibits real scenario where
in slave updating the data to the master. This is an
extended work of – [11]

5.

Physical Medium : Flexible Ribbon Cable

6.

One cycle : 1ms

7.

One cycle : 1000 Macroticks

8.

One cycle : 40000 Microticks

9.

Frame transmission : Static and Dynamic

10. Number of Static slots : 10
11. Static slot duration : 50 Macroticks
12. Number of Minislots : 100
13. Minislot duration : 4 Macroticks
14. Maximum data payload used : 8bytes
15. Number of buffers used : 8; 5 static; 3 dynamic
A.

Scenario considered

We are considering Node 0 and Node 1 as Coldstart
nodes and Node 2 and Node 3 as Non-Coldstart nodes.
Node 0 and Node 1 are connected to both the channelsChannel A and Channel B; whereas Node 2 and Node 3
are connected to single channel- Channel A. The sensor
is connected to Node 2. This is shown in the Fig.2.
The transmission and reception schedule of the
nodes is given in Table 1.
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Step 5: Initialize the Node to Node 0 Schedule:
Configure the parameters, Baud rate, Static and
Dynamic buffers, Transmission and Reception
Schedule etc
Step 6: Allow the node to Coldstart for start up of the
cluster
Step 7: Check whether the node is in Normal Active?
If NO? Goto Step 8.
If YES? Goto Step 10.
Step 8: Check whether CAS is received?

Fig. 2 : Nodes connected respective channel(s)

If NO? Goto Step 7.

TABLE 1. TRANSMISSION AND RECEPTION
SCHEDULE OF NODES

If YES? Goto Step 9.
Step 9: Initialize the Node to Node 1 Schedule:
Configure the parameters, Baud rate, Static and
Dynamic buffers, Transmission and Reception
Schedule etc.
Goto Step 7.
Step 10: Get input from the user
Step 11: Display the temperature, magnetic field and the
range of the Sensor.
Display no. of times various interrupts occurred.
Step 12: End
B. Algorithm for Non-Coldstart node code flow:
Step 1: Begin
Step 2: Configure the System and Peripheral Clock
Step 3: Initialization of interrupts for FlexRay™
module
Step 4 : Initialization of ports of FlexRay™ module
Step 5: Configure the Peripheral Clock for Sensor
module.
Step 6: Initialization of interrupts for Sensor module.
Step 7: Initialization of Ports for Sensor module.
Step 8: Initialize
Schedule:

V. ALGORITHM OF CODE FLOW
A. Algorithm for Coldstart node code flow:

the

Node

to

Node

‘arbitrary’

Configure the parameters, Baud rate, Static and
Dynamic buffers, Transmission and Reception
Schedule etc

Step 1: Begin
Step 2: Configure the System and Peripheral Clock for
for FlexRay™ module.

Step 9: Check whether the node is in Normal Active?

Step 3: Initialization of interrupts for FlexRay™
module.

If NO? Goto Step 9.
If YES? Goto Step 10.

Step 4: Initialization of Ports for FlexRay™ module.
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Step 10: Check
received?

whether

Synchronization

Summary of the application:

frames

1.

Cluster communication initiation was successful by
exchanging startup frames and synchronization was
established by using the data present in startup
frames. Interrupts generated indicated the correct
transmission and reception of frames between node
0 and node 1.

2.

The non-coldstart node then joined the cluster. The
new node in the cluster initialized to node arbitrary
schedule and collected sync frames from node 0 and
node 1. This node is only connected to channel A.
This node then waited for the frames from node 2 if
existed. When this was not successful, this node
was initialized to node 2.

3.

Successful transmission and reception of frames
between the node 0, node 1 and node 2 is observed
through interrupts.

4.

Switching off the node 2 did not affect the
transmission and reception of frames between the
node 0 and node 1.

5.

The non-coldstart node then joined the cluster. This
new node in the cluster initialized to node arbitrary
schedule and collected sync frames from node 0 and
node 1. This node is only connected to channel A.
This node then waited for the frames from node 2 if
existed. When this was successful, this node was
initialized to node 3.

6.

Successful transmission and reception of frames
between the node 0, node 1, node 2 and node 3 is
observed through interrupts.

7.

Switching off the node 2 did not affect the
transmission and reception of frames between the
node 0, node 1 and node 3.Adding another new
node to the cluster when node 2 was switched off,
joined the cluster being node 2.

8.

Similarly, switching off the node 3 did not affect
the transmission and reception of frames between
the node 0, node 1 and node 2.Adding another new
node to the cluster when node 3 was switched off,
joined the cluster being node 3.

9.

Sensor connected to node 2, senses the environment
continuously and sends the data to the sensor
module. Upon the new data being received in the
sensor module, the new data is moved into the
register.

If NO? Goto Step 10
If YES? Goto Step 11
Step 11: Check whether Node 2 data available?
If NO? Goto Step 12
If YES? Goto Step 13
Step 12 : Check whether the wait for Node 2 data is
over?
If NO? Goto Step 11
If YES? Goto Step 14
Step 13: Initialize the Node to Node 3 Schedule:
Configure the parameters, Baud rate, Static and
Dynamic buffers, Transmission and Reception
Schedule etc. Goto Step 15
Step 14: Initialize the Node to Node 2 Schedule:
Configure the parameters, Baud rate, Static and
Dynamic buffers, Transmission and Reception
Schedule etc
Step 15 : Check whether the Node is in Normal Active?
If NO ? Goto Step 15.
If YES? Goto Step 16
Step 16: Get input from the user
Step 17: Display the temperature, magnetic field and the
range of the Sensor.
Display no. of times various interrupts occurred.
Step 18: End
VI. RESULT ANALYSIS
Fig.5 gives the overview of actual communication
taking place between the nodes.

10. Upon the reception of new sensor data in the sensor
module of node 2, the new data stored in the
register is sent to node 1 using FlexRay™ frame.
11. Upon the user input, room temperature, magnetic
field near the sensor and the range of the magnetic

Fig. 5 : Actual communication taking place

International Joint Conference on “Emerging Intelligent Sustainable Technologies”, (EISTCON-2012), Volume - 1, 3rd & 4th May 2012, ISBN:978-93-81693-76-6

269

A Simple Automotive Application using FlexRay™ Protocol

[4]

FlexRay Consortium, http:// www.flexray.com.

[5]

Richard Murphy, “A CAN to FlexRay Migration
Framework,” Msc. Thesis, Waterford Institute of
Technology, Ireland.

[6]

K. Schmidt and E. G. Schmidt, “Message
scheduling for the FlexRay protocol: The
Dynamic segment,” IEEE Trans. Veh. Technol.,
vol. 58, no. 5, pp. 2160–2169, Jun. 2009.

[7]

K. Schmidt and E. G. Schmidt, “Message
scheduling for the FlexRay protocol: The Static
segment,” IEEE Trans. Veh. Technol., vol. 58,
no. 5, pp. 2170–2179, Jun. 2009.

[8]

Yasser Sedaghat and Seyed Ghassem Miremadi,
“A Low-Cost On-Line Monitoring Mechanism
for the FlexRay Communication Protocol,”
Fourth
Latin-American
Symposium
on
Dependable Computing, 2009

We would like to thank Infineon India Pvt. Ltd,
Bangalore and R V. College of Engineering, Bangalore
for giving us support and guidance to carry out this
work successfully.

[9]

FlexRay Communication Protocol Specification
V2.1 Rev A- FlexRay Consortium

[10]

Denis Waraus, “Steer-by-wire system based on
FlexRay protocol"

REFERENCES

[11]

Avinash K R, P Nagaraju, Surendra S,
Shivaprasad S,” Communication between
Multiple Nodes Using FlexRay™ Protocol”,
Proc.International Conference on Electronics and
Communication Engineering(ICECE 2012),
Chennai,India, April 2012.

field of the sensor displayed at respective node i.e.,
node 1 and node2.
VII. CONCLUSIONS
FlexRay™ multinode communication is established
successfully with both broadcast and node specific
communication on Infineon SoCs. The sensor data being
received continuously at node 2, is transmitted
successfully to node 1 using FlexRay™ Protocol, which
is verified by displaying the temperature and magnetic
field at node 1.
VIII. FUTURE WORK
To develop an efficient safety critical real time
application using FlexRay™ multinode cluster and
hence evaluate its performance.
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Abstract - Lung cancer is the most important cause of cancer death for both men and women. The early detection of cancer can be
helpful in curing the disease completely. So the requirement of techniques to detect the occurrence of cancer nodule in early stage is
increasing. There are different technique exists but none of those provide better accuracy of detection. This provides content based
medical image retrieval Computer Aided Diagnosis System (CAD) for early detection of lung cancer nodules from the Chest
Computer Tomography (CT) images. There are different phases involved in the proposed CAD system. They are extraction of lung
region from chest computer tomography images, segmentation of lung region, feature extraction from the segmented region, and
classification of occurrence and non occurrence of cancer in the lung.
Keywords - CBIR, segmentation algorithm, Gray level Co-occurrence Matrix (GLCM), Support Vector Machine (SVM)

I.

lungs which can hide the nodules. Computer aided
diagnosis system assists the radiologists by doing preprocessing of the images and recommending the most
possible regions for nodules.

INTRODUCTION

In medical field the objective of Content based
image retrieval is to permit radiologist to retrieve
images of similar features that lead to similar diagnosis
as the input image. This is different from other field
where the objective is to find the nearest image from the
same category of an image. Therefore CBMIR: Content
Based Image Retrieval Medical Images such techniques
cannot directly be applied in the medical field. In this
paper, the image retrieval provides a flexible means of
searching an image based on the description of the
desired image.

II. RELATED WORK
Local feature extraction methods have good results
in C.R.Shyu, et.al [5]. Indexing scheme should be
efficient for the searching technique, in the CBIR
model. A content based retrieval system is a computer
system for browsing and searching, and retrieving the
images from a large database of digital images in image
retrieval. A bulk of work has been done in this area
already. The only way of searching the images was by
indexing or simply browsing. Now digital images
databases opened the way to content-based searching
described by Rajshree S, et al [3].

The most familiar cancer that occurs usually for
men and women is lung cancer. According to the report
submitted by the American Cancer Society in 2003, lung
cancer would report for about 13% of all cancer
diagnoses and 28% for all cancer deaths. The survival
rate for lung cancer analysed in 5 years is just 15%. If
the disease is identified while it is still localized, this
rate increases to 49%. However, only 15% of diagnosed
lung cancers are at this early stage. This lead to the
requirement of lung nodule detection [13] in chest
Computer Tomography (CT) images in advance. Thus
the Computer Aided Diagnosis (CAD) system [8, 14] is
very essential for early detection of lung cancer. Early
finding of the disease is critical but the truth remains
that only 20% of cases are detected in the first phase.
Radiologists can miss up to 30% of lung nodules in
chest radiographs due to the background anatomy of the

III. PROPOSED SYSTEM
The proposed CBMIR framework is shown in the
following figure (Figure.1). The database, where the
images are kept is called Image database. In the preprocessing technique, the images are enhanced,
segmented, and subdivided in order to make flexible
work environment for further processing works. The
proposed model is a combination of feature extraction
methods namely texture and gray scale resolution. Then
this combined form of feature set is stored as a single
feature vector in the feature database. When the user
submits a query image, the same process steps (such as
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pre-processing, feature extraction steps) are carried out
as in the offline image database process in order to get
the feature vector value for the query image. Then this
query image feature vector value will be compared with
feature vector value of the feature database. Based on
the comparison, images that are closely similar to the
query image are retrieved from the databases and
displayed.



Now examine the nearest neighbour of one by
one and the neighbouring pixel is accepted to
belong to the same region, if they together
satisfy the homogeneity property of a region.



Once a new pixel is accepted as a member of a
current region, the nearest neighbour of this
new pixel are examined.



This process goes on recursively until no more
pixel is accepted.



All the pixels of current region are marked.



Then another seed pixel is picked up and the
same process is repeated.

3.2 Feature extraction:
The features that are used in this study are Texture
features using Co- occurrence matrix representation.
Fig. 1: content based image retrieval system as a
diagnosis aid.

Texture
GLCM

3.1 Lung region extraction:

Gray level Co-occurrence matrix (GLCM) based
texture feature extraction introduced by Haralick et.al
and Mari partio et.al [20, 21] has been considered as the
powerful technique and still now has been used in many
applications of remote sensing for texture analysis.
GLCM method comes under the statistical approach of
texture analysis which describes texture as a set of
statistical by R.M.Haralick [22] measures based on the
spatial distribution of gray levels within the band of the
remotely sensed imagery. GLCM matrix is computed
from a relative displacement vector (d,) which is formed
based on the relative frequencies of gray level pairs of
pixels separated by a distance d in direction. Haralick
suggests [18] 14 texture statistical measures based on
GLCM matrix and the most popularly used texture
measures are as follows

The initial stage of the proposed Computer Aided
Diagnosing (CAD) (Wiemker et al., 2003; Wiemker et
al., 2002) techniques is the extraction of lung region
from the CT scan image. The basic image processing
techniques are utilized for this purpose.
3.1.1 Pre-Processing
Image segmentation is the process of separating or
grouping an image into different parts. These parts
normally correspond to something that humans can
easily separate and view as individual objects. The
segmentation process is based on various features found
in the image. The goal of image segmentation is to
cluster pixels into salient image regions, where the
regions corresponding to individual surfaces, objects, or
natural parts of objects. Segmentation could be used for
object recognition, occlusion boundary, estimation
within motion or stereo systems, image compression,
image editing, or image database look-up. Segmentation
is an important procedure in medical image analysis.
The segmentation process is carried out as preprocessing in the process. This method is used to
separate the particular region in the image, since there
are typically some clearly defined areas within the
image.

Where, pd is the probability matrix obtained
through GLCM; μ is the mean of pd and 6y the standard
of pd(x) and pd(y) respectively. GLCM measures
calculated and depicted for each pixel.

3.1.2 Region Based segmentation Approach-Region
Growing:



Initially its picks an arbitrary(r,c) pixel from
the domain of image to be segmented.
This pixel is called as seed pixel.

Algorithm for GLCM


The steps for extracting texture features of image
using GLCM can be given as below.
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Lagrangian, the optimal hyper plane according to
previous equation, may be shown as the solution of:

1) Separate the R,G,B planes of image.
2) Repeat steps 3-6 for each plane.
3) Compute four GLCM matrices (directions for δ=00,
δ=450, δ=900, δ= 1350 ) as given by eq.
4) For each GLCM matrix compute the statistical
features Energy (Angular second moment), Entropy
(ENT), Correlation (COR), Contrast (CON).

Where, a1,…..,aL are the nonnegative Lagrangian
multipliers. The data points I, x that correspond to ai>0
are SVs. The weight vector w is then given by:

5) Compute the feature vector using the means and
variances of all the parameters.
3.3 Classification of Occurrence and Non Occurrence
of Cancer in the Lung:
The final phase in the proposed CAD system the
classification of occurrence and non occurrence of
cancer nodule for supplied lung image. The classifiers
used in this paper are support vector machine.

For any test vector x ∈ Rn, the classification output
is then given by:

Support Vector Machine (SVM): SVM is usually
used for classification tasks introduced by Cortes. For
binary classification SVM is used to find an Optimal
Separating Hyper plane (OSH) which generates a
maximum margin between two categories of data. To
construct an OSH, SVM maps data into a higher
dimensional feature space. SVM performs this nonlinear
mapping by using a kernel function.

To build an SVM classifier, a kernel function and its
parameters need to be chosen. So far, no analytical or
empirical studies have established the superiority of one
kernel over another conclusively. In this study, the
following three kernel functions have been applied to
build SVM classifiers: Linear kernel function, K(x, z)
=x, z; Polynomial kernel function K(x, z) =(x, z +1) d is
the degree of polynomial; Radial basis function

Then, SVM constructs a linear OSH between two
categories of data in the higher feature space. Data
vectors which are nearest to the OSH in the higher
feature space are called Support Vectors (SVs) and
contain all information required for classification. In
brief, the theory of SVM is as follows.

is the width of function.
SVM kernel functions:

Consider training set D {(x , y )} with each input n i
x ∈ Rn and an associated output yiÎ{ -1, +1}. Each input
x is firstly mapped into a higher dimension feature space
F, by z = φ (x) via a nonlinear mapping φ: Rn →F.
When data are linearly non-separable in F, there exists a
vector w ∈ F and a scalar b which define the separating
hyper plane as:

The classification ability of feature combinations in
gait applications is obtained with first attempt work of
SVM kernel function. The three main kernel functions
are used for our study here. Partial kernel function,
influence to data near test points. The above mentioned
kernel functions are briefly explained in this chapter.
The most used kernel function for SVM is Radial Basis
Function (RBF). Radial basis function kernel: The BSpline kernel is defined on the interval [-1, 1]. It is given
by the recursive formula:

Where, ξ(≥0) are called slack variable. The hyper
plane that optimally separates the data in F is one that:

k(x, y)= B2p+1 (x -y)
Where
In the study by Bart Hamers it is given by:

Where, C is called regularization parameter that
determines the tradeoff between maximum margin and
minimum classification error. By constructing a

Alternatively, Bn can be computed using the explicit
expression:
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Where x+ is defined as the truncated power function:
Fig. : (a) Original CT Scan Image, (b) Lung Nodule
detected after Segmentation.
The lung nodule detected for a CT scan lung image
is provided in figure. Figure (a) represents the CT scan
image and (b) represent the cancer nodule detected
image after segmentation.

Linear kernel : The Linear kernel is the simplest kernel
function. It is given by the inner product <x,y> in
addition with an optional constant c. Kernel algorithms
using a linear kernel are often equivalent to their nonkernel counterparts:
k(x, y) =

V. CONCLUSION

+

The difficulty in the early detection of lung cancer
nodules is overcome in this paper. This paper provides a
computer aided diagnosis system for early detection of
lung cancer. The chest computer tomography image is
used in this paper. In the first phase of the proposed
technique, the lung region is extracted from the chest
tomography image. The different basic image
processing techniques are used for this purpose. In the
second phase, extracted lung is segmented with the help
of K-means algorithm. The next phase is extraction of
features for diagnosis from the segmented image.
Finally, the classification is performed to detect the
occurrence of cancer nodules. For the purpose of
evaluation, the different real time chest computer
tomography image is used. The experimental result
reveals the advantage of the proposed CAD system for
detecting lung cancer.

Polynomial kernel: The Polynomial kernel is a
nonstationary kernel. Polynomial kernels are apt for
problems where all the training data is normalized:
K(X,Y) = (XTY +
Modifiable parameters are the slope alpha, the
constant term c and the polynomial degree d.
After the learning process is completed by
providing several conditions, the proposed technique is
able to detect the cancer occurrence in the lung region
automatically.
IV. EXPERIMENTAL RESULT
The experiments are conducted on the proposed
computer-aided diagnosis systems with the help of lung
images obtained from the website. This experimentation
data consists of 100 lung images. Those 100lung images
are passed to the proposed CAD system. The diagnosis
rules are then generated from those images and these
rules are passed to the Support Vector Machine (SVM)
for the learning process. After learning, a lung image is
passed to the proposed CAD system. Then the proposed
system will process through its processing steps and
finally it will detect whether the supplied lung image is
with cancer or not.
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